About the Execution of LoLA for SieveSingleMsgMbox-PT-d1m36
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 16201.023 | 3600000.00 | 10640499.00 | 9496.40 | TTFF?TFF?FFF??FT | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/mnt/tpsp/fkordon/mcc2023-input.r422-tajo-167905976000426.qcow2', fmt=qcow2 size=4294967296 backing_file='/mnt/tpsp/fkordon/mcc2023-input.qcow2' encryption=off cluster_size=65536 lazy_refcounts=off
Waiting for the VM to be ready (probing ssh)
.......................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lola
Input is SieveSingleMsgMbox-PT-d1m36, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r422-tajo-167905976000426
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 900K
-rw-r--r-- 1 mcc users 7.5K Feb 26 10:25 CTLCardinality.txt
-rw-r--r-- 1 mcc users 79K Feb 26 10:25 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.0K Feb 26 10:24 CTLFireability.txt
-rw-r--r-- 1 mcc users 42K Feb 26 10:24 CTLFireability.xml
-rw-r--r-- 1 mcc users 3.9K Feb 25 17:05 LTLCardinality.txt
-rw-r--r-- 1 mcc users 27K Feb 25 17:05 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.3K Feb 25 17:06 LTLFireability.txt
-rw-r--r-- 1 mcc users 16K Feb 25 17:06 LTLFireability.xml
-rw-r--r-- 1 mcc users 14K Feb 26 10:27 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 152K Feb 26 10:27 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 7.2K Feb 26 10:26 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 58K Feb 26 10:26 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.8K Feb 25 17:06 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.8K Feb 25 17:06 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 equiv_col
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 iscolored
-rw-r--r-- 1 mcc users 450K Mar 5 18:23 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME SieveSingleMsgMbox-PT-d1m36-CTLFireability-00
FORMULA_NAME SieveSingleMsgMbox-PT-d1m36-CTLFireability-01
FORMULA_NAME SieveSingleMsgMbox-PT-d1m36-CTLFireability-02
FORMULA_NAME SieveSingleMsgMbox-PT-d1m36-CTLFireability-03
FORMULA_NAME SieveSingleMsgMbox-PT-d1m36-CTLFireability-04
FORMULA_NAME SieveSingleMsgMbox-PT-d1m36-CTLFireability-05
FORMULA_NAME SieveSingleMsgMbox-PT-d1m36-CTLFireability-06
FORMULA_NAME SieveSingleMsgMbox-PT-d1m36-CTLFireability-07
FORMULA_NAME SieveSingleMsgMbox-PT-d1m36-CTLFireability-08
FORMULA_NAME SieveSingleMsgMbox-PT-d1m36-CTLFireability-09
FORMULA_NAME SieveSingleMsgMbox-PT-d1m36-CTLFireability-10
FORMULA_NAME SieveSingleMsgMbox-PT-d1m36-CTLFireability-11
FORMULA_NAME SieveSingleMsgMbox-PT-d1m36-CTLFireability-12
FORMULA_NAME SieveSingleMsgMbox-PT-d1m36-CTLFireability-13
FORMULA_NAME SieveSingleMsgMbox-PT-d1m36-CTLFireability-14
FORMULA_NAME SieveSingleMsgMbox-PT-d1m36-CTLFireability-15
=== Now, execution of the tool begins
BK_START 1679222768975
bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lola
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=SieveSingleMsgMbox-PT-d1m36
Not applying reductions.
Model is PT
CTLFireability PT
starting LoLA
BK_INPUT SieveSingleMsgMbox-PT-d1m36
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../lola/bin/
current directory: /home/mcc/execution
CTLFireability
FORMULA SieveSingleMsgMbox-PT-d1m36-CTLFireability-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SieveSingleMsgMbox-PT-d1m36-CTLFireability-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SieveSingleMsgMbox-PT-d1m36-CTLFireability-00 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SieveSingleMsgMbox-PT-d1m36-CTLFireability-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SieveSingleMsgMbox-PT-d1m36-CTLFireability-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SieveSingleMsgMbox-PT-d1m36-CTLFireability-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SieveSingleMsgMbox-PT-d1m36-CTLFireability-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SieveSingleMsgMbox-PT-d1m36-CTLFireability-01 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SieveSingleMsgMbox-PT-d1m36-CTLFireability-02 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SieveSingleMsgMbox-PT-d1m36-CTLFireability-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SieveSingleMsgMbox-PT-d1m36-CTLFireability-05 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SieveSingleMsgMbox-PT-d1m36-CTLFireability-15 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
TIME LIMIT: Killed by timeout after 3600 seconds
MemTotal: 16393340 kB
MemFree: 11451928 kB
After kill :
MemTotal: 16393340 kB
MemFree: 15795896 kB
BK_TIME_CONFINEMENT_REACHED
--------------------
content from stderr:
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:117
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:116
lola: rewrite Frontend/Parser/formula_rewrite.k:117
lola: rewrite Frontend/Parser/formula_rewrite.k:281
lola: rewrite Frontend/Parser/formula_rewrite.k:159
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:448
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:472
lola: rewrite Frontend/Parser/formula_rewrite.k:445
lola: rewrite Frontend/Parser/formula_rewrite.k:445
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:132
lola: rewrite Frontend/Parser/formula_rewrite.k:116
lola: rewrite Frontend/Parser/formula_rewrite.k:162
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:120
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:469
lola: rewrite Frontend/Parser/formula_rewrite.k:391
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:439
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:182
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:120
lola: rewrite Frontend/Parser/formula_rewrite.k:478
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:120
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:448
lola: rewrite Frontend/Parser/formula_rewrite.k:457
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:391
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,1036 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 53 (type SKEL/FNDP) for 40 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 54 (type SKEL/EQUN) for 40 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 55 (type SKEL/SRCH) for 40 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 56 (type SKEL/SRCH) for 40 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: Created skeleton in 0.000000 secs.
lola: FINISHED task # 56 (type SKEL/SRCH) for SieveSingleMsgMbox-PT-d1m36-CTLFireability-12
lola: result : unknown
lola: markings : 4
lola: fired transitions : 3
lola: time used : 0.000000
lola: memory pages used : 1
sara: try reading problem file /home/mcc/execution/CTLFireability-54.sara.
sara: place or transition ordering is non-deterministic
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: LAUNCH task # 19 (type EXCL) for 18 SieveSingleMsgMbox-PT-d1m36-CTLFireability-06
lola: time limit : 128 sec
lola: memory limit: 32 pages
lola: FINISHED task # 19 (type EXCL) for SieveSingleMsgMbox-PT-d1m36-CTLFireability-06
lola: result : false
lola: markings : 1700
lola: fired transitions : 3767
lola: time used : 0.000000
lola: memory pages used : 1
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: LAUNCH task # 22 (type EXCL) for 21 SieveSingleMsgMbox-PT-d1m36-CTLFireability-07
lola: time limit : 143 sec
lola: memory limit: 32 pages
lola: FINISHED task # 22 (type EXCL) for SieveSingleMsgMbox-PT-d1m36-CTLFireability-07
lola: result : false
lola: markings : 1701
lola: fired transitions : 2137
lola: time used : 0.000000
lola: memory pages used : 1
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: LAUNCH INITIAL
lola: LAUNCH task # 1 (type CNST) for 0 SieveSingleMsgMbox-PT-d1m36-CTLFireability-00
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: FINISHED task # 1 (type CNST) for SieveSingleMsgMbox-PT-d1m36-CTLFireability-00
lola: result : true
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: LAUNCH task # 10 (type EXCL) for 9 SieveSingleMsgMbox-PT-d1m36-CTLFireability-03
lola: time limit : 179 sec
lola: memory limit: 32 pages
lola: Created skeleton in 0.000000 secs.
lola: FINISHED task # 10 (type EXCL) for SieveSingleMsgMbox-PT-d1m36-CTLFireability-03
lola: result : false
lola: markings : 8
lola: fired transitions : 8
lola: time used : 0.000000
lola: memory pages used : 1
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: LAUNCH task # 13 (type EXCL) for 12 SieveSingleMsgMbox-PT-d1m36-CTLFireability-04
lola: time limit : 211 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: Created skeleton in 0.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG 0 8 0 0 0 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ 0 2 0 0 2 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 4 3 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 8 0 0 0 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 4/276 2/32 SieveSingleMsgMbox-PT-d1m36-CTLFireability-04 292974 m, 58594 m/sec, 697705 t fired, .
53 EF FNDP 5/513 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 830137 t fired, 116244 attempts, .
54 EF STEQ 5/513 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 sara is running.
55 EF SRCH 5/599 1/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 680756 m, 136151 m/sec, 811277 t fired, .
Time elapsed: 5 secs. Pages in use: 3
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG 0 8 0 0 0 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ 0 2 0 0 2 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 4 3 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 8 0 0 0 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 9/276 4/32 SieveSingleMsgMbox-PT-d1m36-CTLFireability-04 639125 m, 69230 m/sec, 1508276 t fired, .
53 EF FNDP 10/509 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 1711139 t fired, 239143 attempts, .
54 EF STEQ 10/509 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 sara is running.
55 EF SRCH 10/595 1/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 1810382 m, 225925 m/sec, 2163542 t fired, .
Time elapsed: 10 secs. Pages in use: 5
# running tasks: 4 of 4 Visible: 16
lola: FINISHED task # 54 (type SKEL/EQUN) for SieveSingleMsgMbox-PT-d1m36-CTLFireability-12
lola: result : true
lola: CANCELED task # 53 (type FNDP) for SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 (obsolete)
lola: CANCELED task # 55 (type SRCH) for SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 (obsolete)
lola: LAUNCH task # 64 (type SKEL/FNDP) for 43 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 66 (type SKEL/EQUN) for 43 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 67 (type SKEL/SRCH) for 43 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 53 (type SKEL/FNDP) for SieveSingleMsgMbox-PT-d1m36-CTLFireability-12
lola: result : unknown
lola: fired transitions : 1964290
lola: tried executions : 274827
lola: time used : 12.000000
lola: memory pages used : 0
lola: rewrite Frontend/Parser/formula_rewrite.k:711
sara: try reading problem file /home/mcc/execution/CTLFireability-66.sara.
sara: place or transition ordering is non-deterministic
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG 0 8 0 0 0 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ 0 2 0 0 2 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 4 0 0 3 0 0 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 5 3 0 0 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 14/276 5/32 SieveSingleMsgMbox-PT-d1m36-CTLFireability-04 782254 m, 28625 m/sec, 1851464 t fired, .
64 EF FNDP 3/598 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 356381 t fired, 49931 attempts, .
66 EF STEQ 3/598 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
67 EF SRCH 3/717 2/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 475228 m, 95045 m/sec, 607184 t fired, .
Time elapsed: 15 secs. Pages in use: 7
# running tasks: 4 of 4 Visible: 16
lola: CANCELED task # 67 (type SRCH) for SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG 0 8 0 0 0 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ 0 2 0 0 2 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 4 0 0 3 0 0 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 5 2 0 0 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 19/276 6/32 SieveSingleMsgMbox-PT-d1m36-CTLFireability-04 1110558 m, 65660 m/sec, 2663896 t fired, .
64 EF FNDP 8/595 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 1406030 t fired, 197104 attempts, .
66 EF STEQ 8/595 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 20 secs. Pages in use: 11
# running tasks: 4 of 4 Visible: 16
lola: LAUNCH task # 75 (type SKEL/FNDP) for 6 SieveSingleMsgMbox-PT-d1m36-CTLFireability-02
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG 0 7 1 0 0 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ 0 2 0 0 2 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 4 0 0 3 0 0 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 5 2 0 0 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 24/276 9/32 SieveSingleMsgMbox-PT-d1m36-CTLFireability-04 1663524 m, 110593 m/sec, 3962059 t fired, .
64 EF FNDP 13/709 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 2464465 t fired, 345355 attempts, .
66 EF STEQ 13/709 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
75 EF FNDP 5/596 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-02 1156601 t fired, 162448 attempts, .
Time elapsed: 25 secs. Pages in use: 11
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG 0 7 1 0 0 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ 0 2 0 0 2 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 4 0 0 3 0 0 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 5 2 0 0 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 29/276 11/32 SieveSingleMsgMbox-PT-d1m36-CTLFireability-04 2037845 m, 74864 m/sec, 4848997 t fired, .
64 EF FNDP 18/704 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 3279420 t fired, 459531 attempts, .
66 EF STEQ 18/704 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
75 EF FNDP 10/591 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-02 2863291 t fired, 401032 attempts, .
Time elapsed: 30 secs. Pages in use: 11
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG 0 7 1 0 0 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ 0 2 0 0 2 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 4 0 0 3 0 0 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 5 2 0 0 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 34/276 13/32 SieveSingleMsgMbox-PT-d1m36-CTLFireability-04 2410824 m, 74595 m/sec, 5745642 t fired, .
64 EF FNDP 23/699 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 4089401 t fired, 573181 attempts, .
66 EF STEQ 23/699 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
75 EF FNDP 15/586 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-02 4560779 t fired, 638871 attempts, .
Time elapsed: 35 secs. Pages in use: 13
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG 0 7 1 0 0 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ 0 2 0 0 2 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 4 0 0 3 0 0 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 5 2 0 0 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 39/276 15/32 SieveSingleMsgMbox-PT-d1m36-CTLFireability-04 2782818 m, 74398 m/sec, 6664135 t fired, .
64 EF FNDP 28/694 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 4916337 t fired, 689348 attempts, .
66 EF STEQ 28/694 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
75 EF FNDP 20/581 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-02 6318219 t fired, 885334 attempts, .
Time elapsed: 40 secs. Pages in use: 15
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG 0 7 1 0 0 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ 0 2 0 0 2 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 4 0 0 3 0 0 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 5 2 0 0 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 44/276 17/32 SieveSingleMsgMbox-PT-d1m36-CTLFireability-04 3153531 m, 74142 m/sec, 7591831 t fired, .
64 EF FNDP 33/689 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 5735499 t fired, 804408 attempts, .
66 EF STEQ 33/689 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
75 EF FNDP 25/576 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-02 8056072 t fired, 1128755 attempts, .
Time elapsed: 45 secs. Pages in use: 17
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG 0 7 1 0 0 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ 0 2 0 0 2 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 4 0 0 3 0 0 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 5 2 0 0 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 49/276 19/32 SieveSingleMsgMbox-PT-d1m36-CTLFireability-04 3543516 m, 77997 m/sec, 8501421 t fired, .
64 EF FNDP 38/684 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 6560610 t fired, 919859 attempts, .
66 EF STEQ 38/684 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
75 EF FNDP 30/571 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-02 9795946 t fired, 1372294 attempts, .
Time elapsed: 50 secs. Pages in use: 19
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG 0 7 1 0 0 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ 0 2 0 0 2 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 4 0 0 3 0 0 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 5 2 0 0 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 54/276 21/32 SieveSingleMsgMbox-PT-d1m36-CTLFireability-04 3934457 m, 78188 m/sec, 9427249 t fired, .
64 EF FNDP 43/679 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 7383028 t fired, 1034955 attempts, .
66 EF STEQ 43/679 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
75 EF FNDP 35/566 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-02 11492722 t fired, 1609760 attempts, .
Time elapsed: 55 secs. Pages in use: 21
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG 0 7 1 0 0 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ 0 2 0 0 2 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 4 0 0 3 0 0 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 5 2 0 0 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 59/276 23/32 SieveSingleMsgMbox-PT-d1m36-CTLFireability-04 4316644 m, 76437 m/sec, 10336952 t fired, .
64 EF FNDP 48/674 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 8204205 t fired, 1150041 attempts, .
66 EF STEQ 48/674 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
75 EF FNDP 40/561 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-02 13214602 t fired, 1851048 attempts, .
Time elapsed: 60 secs. Pages in use: 23
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG 0 7 1 0 0 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ 0 2 0 0 2 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 4 0 0 3 0 0 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 5 2 0 0 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 64/276 25/32 SieveSingleMsgMbox-PT-d1m36-CTLFireability-04 4695611 m, 75793 m/sec, 11247484 t fired, .
64 EF FNDP 53/669 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 9017785 t fired, 1263727 attempts, .
66 EF STEQ 53/669 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
75 EF FNDP 45/556 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-02 14997911 t fired, 2100929 attempts, .
Time elapsed: 65 secs. Pages in use: 25
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG 0 7 1 0 0 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ 0 2 0 0 2 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 4 0 0 3 0 0 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 5 2 0 0 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 69/276 27/32 SieveSingleMsgMbox-PT-d1m36-CTLFireability-04 5074498 m, 75777 m/sec, 12142391 t fired, .
64 EF FNDP 58/664 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 9841168 t fired, 1378912 attempts, .
66 EF STEQ 58/664 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
75 EF FNDP 50/551 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-02 16734078 t fired, 2344012 attempts, .
Time elapsed: 70 secs. Pages in use: 27
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG 0 7 1 0 0 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ 0 2 0 0 2 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 4 0 0 3 0 0 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 5 2 0 0 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 74/276 29/32 SieveSingleMsgMbox-PT-d1m36-CTLFireability-04 5449828 m, 75066 m/sec, 13046389 t fired, .
64 EF FNDP 63/659 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 10659324 t fired, 1493456 attempts, .
66 EF STEQ 63/659 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
75 EF FNDP 55/546 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-02 18434493 t fired, 2582553 attempts, .
Time elapsed: 75 secs. Pages in use: 29
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG 0 7 1 0 0 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ 0 2 0 0 2 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 4 0 0 3 0 0 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 5 2 0 0 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 79/276 31/32 SieveSingleMsgMbox-PT-d1m36-CTLFireability-04 5817314 m, 73497 m/sec, 13933332 t fired, .
64 EF FNDP 68/654 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 11482967 t fired, 1608774 attempts, .
66 EF STEQ 68/654 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
75 EF FNDP 60/541 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-02 20175237 t fired, 2826343 attempts, .
Time elapsed: 80 secs. Pages in use: 31
# running tasks: 4 of 4 Visible: 16
lola: CANCELED task # 13 (type EXCL) for SieveSingleMsgMbox-PT-d1m36-CTLFireability-04 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG 0 7 1 0 0 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ 0 2 0 0 2 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 4 0 0 3 0 0 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 5 2 0 0 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
64 EF FNDP 73/649 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 12633977 t fired, 1769749 attempts, .
66 EF STEQ 73/649 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
75 EF FNDP 65/536 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-02 21864911 t fired, 3062598 attempts, .
Time elapsed: 85 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
lola: LAUNCH task # 47 (type EXCL) for 46 SieveSingleMsgMbox-PT-d1m36-CTLFireability-14
lola: time limit : 292 sec
lola: memory limit: 32 pages
lola: FINISHED task # 47 (type EXCL) for SieveSingleMsgMbox-PT-d1m36-CTLFireability-14
lola: result : false
lola: markings : 8
lola: fired transitions : 47
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 36 (type EXCL) for 33 SieveSingleMsgMbox-PT-d1m36-CTLFireability-11
lola: time limit : 319 sec
lola: memory limit: 32 pages
lola: FINISHED task # 36 (type EXCL) for SieveSingleMsgMbox-PT-d1m36-CTLFireability-11
lola: result : true
lola: markings : 8
lola: fired transitions : 7
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 31 (type EXCL) for 30 SieveSingleMsgMbox-PT-d1m36-CTLFireability-10
lola: time limit : 351 sec
lola: memory limit: 32 pages
lola: FINISHED task # 31 (type EXCL) for SieveSingleMsgMbox-PT-d1m36-CTLFireability-10
lola: result : false
lola: markings : 8
lola: fired transitions : 7
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 28 (type EXCL) for 27 SieveSingleMsgMbox-PT-d1m36-CTLFireability-09
lola: time limit : 390 sec
lola: memory limit: 32 pages
lola: FINISHED task # 28 (type EXCL) for SieveSingleMsgMbox-PT-d1m36-CTLFireability-09
lola: result : false
lola: markings : 8
lola: fired transitions : 34
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 25 (type EXCL) for 24 SieveSingleMsgMbox-PT-d1m36-CTLFireability-08
lola: time limit : 439 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG 0 7 1 0 0 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ 0 1 0 0 3 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 4 0 0 3 0 0 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 5 2 0 0 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 5/439 3/32 SieveSingleMsgMbox-PT-d1m36-CTLFireability-08 532100 m, 106420 m/sec, 723181 t fired, .
64 EF FNDP 78/644 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 13561198 t fired, 1899990 attempts, .
66 EF STEQ 78/644 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
75 EF FNDP 70/531 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-02 23607252 t fired, 3306650 attempts, .
Time elapsed: 90 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG 0 7 1 0 0 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ 0 1 0 0 3 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 4 0 0 3 0 0 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 5 2 0 0 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 10/439 6/32 SieveSingleMsgMbox-PT-d1m36-CTLFireability-08 1038487 m, 101277 m/sec, 1451447 t fired, .
64 EF FNDP 83/639 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 14379361 t fired, 2014659 attempts, .
66 EF STEQ 83/639 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
75 EF FNDP 75/526 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-02 25384386 t fired, 3555618 attempts, .
Time elapsed: 95 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG 0 7 1 0 0 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ 0 1 0 0 3 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 4 0 0 3 0 0 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 5 2 0 0 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 15/439 9/32 SieveSingleMsgMbox-PT-d1m36-CTLFireability-08 1639676 m, 120237 m/sec, 2267841 t fired, .
64 EF FNDP 88/634 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 15203227 t fired, 2130046 attempts, .
66 EF STEQ 88/634 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
75 EF FNDP 80/521 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-02 27110374 t fired, 3797366 attempts, .
Time elapsed: 100 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG 0 7 1 0 0 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ 0 1 0 0 3 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 4 0 0 3 0 0 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 5 2 0 0 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 20/439 12/32 SieveSingleMsgMbox-PT-d1m36-CTLFireability-08 2209341 m, 113933 m/sec, 3060649 t fired, .
64 EF FNDP 93/629 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 16027868 t fired, 2245474 attempts, .
66 EF STEQ 93/629 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
75 EF FNDP 85/516 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-02 28861711 t fired, 4042393 attempts, .
Time elapsed: 105 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG 0 7 1 0 0 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ 0 1 0 0 3 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 4 0 0 3 0 0 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 5 2 0 0 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 25/439 15/32 SieveSingleMsgMbox-PT-d1m36-CTLFireability-08 2701123 m, 98356 m/sec, 3756436 t fired, .
64 EF FNDP 98/624 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 16854760 t fired, 2361649 attempts, .
66 EF STEQ 98/624 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
75 EF FNDP 90/511 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-02 30604100 t fired, 4286466 attempts, .
Time elapsed: 110 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG 0 7 1 0 0 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ 0 1 0 0 3 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 4 0 0 3 0 0 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 5 2 0 0 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 30/439 17/32 SieveSingleMsgMbox-PT-d1m36-CTLFireability-08 3185808 m, 96937 m/sec, 4477475 t fired, .
64 EF FNDP 103/619 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 17679360 t fired, 2477169 attempts, .
66 EF STEQ 103/619 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
75 EF FNDP 95/506 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-02 32348728 t fired, 4530879 attempts, .
Time elapsed: 115 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG 0 7 1 0 0 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ 0 1 0 0 3 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 4 0 0 3 0 0 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 5 2 0 0 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 35/439 20/32 SieveSingleMsgMbox-PT-d1m36-CTLFireability-08 3697245 m, 102287 m/sec, 5181814 t fired, .
64 EF FNDP 108/614 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 18505557 t fired, 2592754 attempts, .
66 EF STEQ 108/614 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
75 EF FNDP 100/501 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-02 34038871 t fired, 4767162 attempts, .
Time elapsed: 120 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG 0 7 1 0 0 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ 0 1 0 0 3 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 4 0 0 3 0 0 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 5 2 0 0 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 40/439 23/32 SieveSingleMsgMbox-PT-d1m36-CTLFireability-08 4216091 m, 103769 m/sec, 5887322 t fired, .
64 EF FNDP 113/609 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 19328780 t fired, 2707977 attempts, .
66 EF STEQ 113/609 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
75 EF FNDP 105/496 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-02 35784461 t fired, 5011669 attempts, .
Time elapsed: 125 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG 0 7 1 0 0 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ 0 1 0 0 3 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 4 0 0 3 0 0 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 5 2 0 0 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 45/439 26/32 SieveSingleMsgMbox-PT-d1m36-CTLFireability-08 4714355 m, 99652 m/sec, 6581141 t fired, .
64 EF FNDP 118/604 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 20150729 t fired, 2823092 attempts, .
66 EF STEQ 118/604 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
75 EF FNDP 110/491 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-02 37515101 t fired, 5254175 attempts, .
Time elapsed: 130 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG 0 7 1 0 0 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ 0 1 0 0 3 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 4 0 0 3 0 0 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 5 2 0 0 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 50/439 28/32 SieveSingleMsgMbox-PT-d1m36-CTLFireability-08 5215294 m, 100187 m/sec, 7252327 t fired, .
64 EF FNDP 123/599 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 20963209 t fired, 2936761 attempts, .
66 EF STEQ 123/599 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
75 EF FNDP 115/486 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-02 39262359 t fired, 5498793 attempts, .
Time elapsed: 135 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG 0 7 1 0 0 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ 0 1 0 0 3 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 4 0 0 3 0 0 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 5 2 0 0 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 55/439 31/32 SieveSingleMsgMbox-PT-d1m36-CTLFireability-08 5697504 m, 96442 m/sec, 7963506 t fired, .
64 EF FNDP 128/594 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 21786172 t fired, 3051964 attempts, .
66 EF STEQ 128/594 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
75 EF FNDP 120/481 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-02 40991299 t fired, 5741003 attempts, .
Time elapsed: 140 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
lola: CANCELED task # 25 (type EXCL) for SieveSingleMsgMbox-PT-d1m36-CTLFireability-08 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG 0 7 1 0 0 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ 0 1 0 0 3 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 4 0 0 3 0 0 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 5 2 0 0 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
64 EF FNDP 133/589 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 22844199 t fired, 3200149 attempts, .
66 EF STEQ 133/589 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
75 EF FNDP 125/476 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-02 42729891 t fired, 5984270 attempts, .
Time elapsed: 145 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
lola: LAUNCH task # 4 (type EXCL) for 3 SieveSingleMsgMbox-PT-d1m36-CTLFireability-01
lola: time limit : 493 sec
lola: memory limit: 32 pages
lola: FINISHED task # 4 (type EXCL) for SieveSingleMsgMbox-PT-d1m36-CTLFireability-01
lola: result : true
lola: markings : 978
lola: fired transitions : 1197
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 72 (type EXCL) for 43 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13
lola: time limit : 575 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG 0 7 1 0 0 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ 0 1 0 0 3 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 4 0 0 3 0 0 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 4 3 0 0 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
64 EF FNDP 138/584 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 23664411 t fired, 3315074 attempts, .
66 EF STEQ 138/584 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
72 EF EXCL 5/575 3/32 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 478683 m, 95736 m/sec, 577907 t fired, .
75 EF FNDP 130/471 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-02 44442031 t fired, 6223762 attempts, .
Time elapsed: 150 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG 0 7 1 0 0 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ 0 1 0 0 3 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 4 0 0 3 0 0 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 4 3 0 0 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
64 EF FNDP 143/579 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 24492296 t fired, 3430959 attempts, .
66 EF STEQ 143/579 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
72 EF EXCL 10/575 5/32 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 951458 m, 94555 m/sec, 1153395 t fired, .
75 EF FNDP 135/466 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-02 46160705 t fired, 6464471 attempts, .
Time elapsed: 155 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG 0 7 1 0 0 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ 0 1 0 0 3 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 4 0 0 3 0 0 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 4 3 0 0 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
64 EF FNDP 148/574 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 25303951 t fired, 3544737 attempts, .
66 EF STEQ 148/574 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
72 EF EXCL 15/575 7/32 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 1421003 m, 93909 m/sec, 1735225 t fired, .
75 EF FNDP 140/461 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-02 47864951 t fired, 6702984 attempts, .
Time elapsed: 160 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG 0 7 1 0 0 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ 0 1 0 0 3 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 4 0 0 3 0 0 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 4 3 0 0 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
64 EF FNDP 153/569 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 26129941 t fired, 3660276 attempts, .
66 EF STEQ 153/569 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
72 EF EXCL 20/575 9/32 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 1890765 m, 93952 m/sec, 2312208 t fired, .
75 EF FNDP 145/456 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-02 49571641 t fired, 6942454 attempts, .
Time elapsed: 165 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG 0 7 1 0 0 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ 0 1 0 0 3 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 4 0 0 3 0 0 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 4 3 0 0 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
64 EF FNDP 158/564 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 26950647 t fired, 3775232 attempts, .
66 EF STEQ 158/564 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
72 EF EXCL 25/575 11/32 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 2359219 m, 93690 m/sec, 2889436 t fired, .
75 EF FNDP 150/451 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-02 51324569 t fired, 7187876 attempts, .
Time elapsed: 170 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG 0 7 1 0 0 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ 0 1 0 0 3 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 4 0 0 3 0 0 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 4 3 0 0 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
64 EF FNDP 163/559 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 27774471 t fired, 3890575 attempts, .
66 EF STEQ 163/559 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
72 EF EXCL 30/575 13/32 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 2825903 m, 93336 m/sec, 3462822 t fired, .
75 EF FNDP 155/446 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-02 53046148 t fired, 7428773 attempts, .
Time elapsed: 175 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG 0 7 1 0 0 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ 0 1 0 0 3 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 4 0 0 3 0 0 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 4 3 0 0 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
64 EF FNDP 168/554 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 28575378 t fired, 4002986 attempts, .
66 EF STEQ 168/554 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
72 EF EXCL 35/575 15/32 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 3295174 m, 93854 m/sec, 4034478 t fired, .
75 EF FNDP 160/441 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-02 54752275 t fired, 7668281 attempts, .
Time elapsed: 180 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG 0 7 1 0 0 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ 0 1 0 0 3 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 4 0 0 3 0 0 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 4 3 0 0 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
64 EF FNDP 173/549 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 29398800 t fired, 4118393 attempts, .
66 EF STEQ 173/549 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
72 EF EXCL 40/575 17/32 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 3756215 m, 92208 m/sec, 4615715 t fired, .
75 EF FNDP 165/436 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-02 56517160 t fired, 7915605 attempts, .
Time elapsed: 185 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG 0 7 1 0 0 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ 0 1 0 0 3 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 4 0 0 3 0 0 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 4 3 0 0 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
64 EF FNDP 178/544 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 30204823 t fired, 4231398 attempts, .
66 EF STEQ 178/544 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
72 EF EXCL 45/575 19/32 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 4225599 m, 93876 m/sec, 5187494 t fired, .
75 EF FNDP 170/431 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-02 58206090 t fired, 8152147 attempts, .
Time elapsed: 190 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG 0 7 1 0 0 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ 0 1 0 0 3 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 4 0 0 3 0 0 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 4 3 0 0 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
64 EF FNDP 183/539 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 31035683 t fired, 4347967 attempts, .
66 EF STEQ 183/539 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
72 EF EXCL 50/575 21/32 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 4713328 m, 97545 m/sec, 5784827 t fired, .
75 EF FNDP 175/426 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-02 59921087 t fired, 8392032 attempts, .
Time elapsed: 195 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG 0 7 1 0 0 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ 0 1 0 0 3 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 4 0 0 3 0 0 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 4 3 0 0 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
64 EF FNDP 188/534 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 31859990 t fired, 4463441 attempts, .
66 EF STEQ 188/534 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
72 EF EXCL 55/575 25/32 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 5649107 m, 187155 m/sec, 6947064 t fired, .
75 EF FNDP 180/421 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-02 61644637 t fired, 8633230 attempts, .
Time elapsed: 200 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG 0 7 1 0 0 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ 0 1 0 0 3 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 4 0 0 3 0 0 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 4 3 0 0 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
64 EF FNDP 193/529 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 32685768 t fired, 4579423 attempts, .
66 EF STEQ 193/529 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
72 EF EXCL 60/575 29/32 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 6583809 m, 186940 m/sec, 8108218 t fired, .
75 EF FNDP 185/416 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-02 63402287 t fired, 8879458 attempts, .
Time elapsed: 205 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
lola: CANCELED task # 72 (type EXCL) for SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG 0 7 1 0 0 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ 0 1 0 0 3 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 4 0 0 3 0 0 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 4 2 0 0 0 2 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
64 EF FNDP 198/524 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 33702974 t fired, 4721823 attempts, .
66 EF STEQ 198/524 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
75 EF FNDP 190/411 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-02 65122957 t fired, 9120559 attempts, .
Time elapsed: 210 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
lola: LAUNCH task # 69 (type EXCL) for 6 SieveSingleMsgMbox-PT-d1m36-CTLFireability-02
lola: time limit : 678 sec
lola: memory limit: 32 pages
lola: FINISHED task # 69 (type EXCL) for SieveSingleMsgMbox-PT-d1m36-CTLFireability-02
lola: result : true
lola: markings : 124
lola: fired transitions : 123
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 75 (type FNDP) for SieveSingleMsgMbox-PT-d1m36-CTLFireability-02 (obsolete)
lola: LAUNCH task # 59 (type EXCL) for 40 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12
lola: time limit : 847 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 57 (type FNDP) for 40 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 75 (type SKEL/FNDP) for SieveSingleMsgMbox-PT-d1m36-CTLFireability-02
lola: result : unknown
lola: fired transitions : 65124776
lola: tried executions : 9120821
lola: time used : 190.000000
lola: memory pages used : 0
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ 0 1 0 0 3 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 2 2 0 3 0 0 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 4 2 0 0 0 2 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 5/1130 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 429073 t fired, 32092 attempts, .
59 EF EXCL 5/847 5/32 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 954846 m, 190969 m/sec, 1179721 t fired, .
64 EF FNDP 203/998 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 34727621 t fired, 4865314 attempts, .
66 EF STEQ 203/998 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 215 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ 0 1 0 0 3 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 2 2 0 3 0 0 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 4 2 0 0 0 2 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 10/1125 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 860079 t fired, 64296 attempts, .
59 EF EXCL 10/847 9/32 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 1903758 m, 189782 m/sec, 2357936 t fired, .
64 EF FNDP 208/993 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 35746500 t fired, 5007943 attempts, .
66 EF STEQ 208/993 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 220 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ 0 1 0 0 3 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 2 2 0 3 0 0 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 4 2 0 0 0 2 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 15/1120 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 1289240 t fired, 96276 attempts, .
59 EF EXCL 15/847 13/32 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 2840756 m, 187399 m/sec, 3537826 t fired, .
64 EF FNDP 213/988 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 36775022 t fired, 5152344 attempts, .
66 EF STEQ 213/988 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 225 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ 0 1 0 0 3 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 2 2 0 3 0 0 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 4 2 0 0 0 2 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 20/1115 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 1721204 t fired, 128563 attempts, .
59 EF EXCL 20/847 18/32 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 3782110 m, 188270 m/sec, 4710311 t fired, .
64 EF FNDP 218/983 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 37799259 t fired, 5295707 attempts, .
66 EF STEQ 218/983 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 230 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ 0 1 0 0 3 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 2 2 0 3 0 0 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 4 2 0 0 0 2 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 25/1110 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 2152185 t fired, 160706 attempts, .
59 EF EXCL 25/847 22/32 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 4721213 m, 187820 m/sec, 5889229 t fired, .
64 EF FNDP 223/978 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 38824536 t fired, 5439326 attempts, .
66 EF STEQ 223/978 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 235 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ 0 1 0 0 3 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 2 2 0 3 0 0 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 4 2 0 0 0 2 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 30/1105 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 2581753 t fired, 192797 attempts, .
59 EF EXCL 30/847 26/32 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 5662974 m, 188352 m/sec, 7065467 t fired, .
64 EF FNDP 228/973 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 39848558 t fired, 5582970 attempts, .
66 EF STEQ 228/973 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 240 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ 0 1 0 0 3 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 2 2 0 3 0 0 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 4 2 0 0 0 2 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 35/1100 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 3013935 t fired, 225085 attempts, .
59 EF EXCL 35/847 30/32 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 6600136 m, 187432 m/sec, 8242611 t fired, .
64 EF FNDP 233/968 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 40869695 t fired, 5726261 attempts, .
66 EF STEQ 233/968 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 245 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
lola: CANCELED task # 59 (type EXCL) for SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ 0 1 0 0 3 0 0 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 2 1 0 3 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 4 2 0 0 0 2 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 40/1095 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 3444215 t fired, 257163 attempts, .
64 EF FNDP 238/963 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 41892172 t fired, 5869290 attempts, .
66 EF STEQ 238/963 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 250 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
lola: LAUNCH task # 38 (type EXCL) for 33 SieveSingleMsgMbox-PT-d1m36-CTLFireability-11
lola: time limit : 1116 sec
lola: memory limit: 32 pages
lola: FINISHED task # 38 (type EXCL) for SieveSingleMsgMbox-PT-d1m36-CTLFireability-11
lola: result : false
lola: markings : 6
lola: fired transitions : 12
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 16 (type EXCL) for 15 SieveSingleMsgMbox-PT-d1m36-CTLFireability-05
lola: time limit : 1675 sec
lola: memory limit: 32 pages
lola: FINISHED task # 16 (type EXCL) for SieveSingleMsgMbox-PT-d1m36-CTLFireability-05
lola: result : true
lola: markings : 8
lola: fired transitions : 22
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 50 (type EXCL) for 49 SieveSingleMsgMbox-PT-d1m36-CTLFireability-15
lola: time limit : 3350 sec
lola: memory limit: 32 pages
lola: FINISHED task # 50 (type EXCL) for SieveSingleMsgMbox-PT-d1m36-CTLFireability-15
lola: result : true
lola: markings : 8
lola: fired transitions : 38
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 58 (type EQUN) for 40 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
sara: try reading problem file /home/mcc/execution/CTLFireability-58.sara.
sara: place or transition ordering is non-deterministic
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 1 2 0 3 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 4 2 0 0 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 45/1655 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 3873361 t fired, 289181 attempts, .
58 EF STEQ 5/1116 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 sara is running.
64 EF FNDP 243/1556 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 42905519 t fired, 6010856 attempts, .
66 EF STEQ 243/1556 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 255 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 1 2 0 3 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 4 2 0 0 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 50/1650 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 4307677 t fired, 321642 attempts, .
58 EF STEQ 10/1111 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 sara is running.
64 EF FNDP 248/1551 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 43929250 t fired, 6154059 attempts, .
66 EF STEQ 248/1551 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 260 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 1 2 0 3 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 4 2 0 0 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 55/1645 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 4737434 t fired, 353704 attempts, .
58 EF STEQ 15/1106 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 sara is running.
64 EF FNDP 253/1546 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 45195407 t fired, 6331243 attempts, .
66 EF STEQ 253/1546 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 265 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 1 2 0 3 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 4 2 0 0 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 60/1640 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 5169385 t fired, 386015 attempts, .
58 EF STEQ 20/1101 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 sara is running.
64 EF FNDP 258/1541 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 46338447 t fired, 6491225 attempts, .
66 EF STEQ 258/1541 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 270 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 1 2 0 3 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 4 2 0 0 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 65/1635 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 5625465 t fired, 420103 attempts, .
58 EF STEQ 25/1096 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 sara is running.
64 EF FNDP 263/1536 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 47356439 t fired, 6633764 attempts, .
66 EF STEQ 263/1536 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 275 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 1 2 0 3 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 4 2 0 0 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 70/1630 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 6130954 t fired, 457845 attempts, .
58 EF STEQ 30/1091 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 sara is running.
64 EF FNDP 268/1531 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 48833908 t fired, 6840954 attempts, .
66 EF STEQ 268/1531 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 280 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 1 2 0 3 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 4 2 0 0 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 75/1625 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 6513226 t fired, 486310 attempts, .
58 EF STEQ 35/1086 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 sara is running.
64 EF FNDP 273/1526 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 50717848 t fired, 7104280 attempts, .
66 EF STEQ 273/1526 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 285 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 1 2 0 3 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 4 2 0 0 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 80/1620 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 6895294 t fired, 514812 attempts, .
58 EF STEQ 40/1081 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 sara is running.
64 EF FNDP 278/1521 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 52590794 t fired, 7366535 attempts, .
66 EF STEQ 278/1521 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 290 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 1 2 0 3 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 4 2 0 0 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 85/1615 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 7304875 t fired, 545347 attempts, .
58 EF STEQ 45/1076 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 sara is running.
64 EF FNDP 283/1516 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 54276760 t fired, 7602464 attempts, .
66 EF STEQ 283/1516 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 295 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 1 2 0 3 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 4 2 0 0 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 90/1610 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 7736808 t fired, 577621 attempts, .
58 EF STEQ 50/1071 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 sara is running.
64 EF FNDP 288/1511 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 55459810 t fired, 7768139 attempts, .
66 EF STEQ 288/1511 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 300 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 1 2 0 3 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 4 2 0 0 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 95/1605 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 8170672 t fired, 609961 attempts, .
58 EF STEQ 55/1066 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 sara is running.
64 EF FNDP 293/1506 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 56485655 t fired, 7911914 attempts, .
66 EF STEQ 293/1506 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 305 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 1 2 0 3 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 4 2 0 0 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 100/1600 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 8606515 t fired, 642531 attempts, .
58 EF STEQ 60/1061 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 sara is running.
64 EF FNDP 298/1501 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 57509943 t fired, 8055009 attempts, .
66 EF STEQ 298/1501 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 310 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 1 2 0 3 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 4 2 0 0 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 105/1595 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 9041094 t fired, 674992 attempts, .
58 EF STEQ 65/1056 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 sara is running.
64 EF FNDP 303/1496 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 58535830 t fired, 8198828 attempts, .
66 EF STEQ 303/1496 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 315 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 1 2 0 3 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 4 2 0 0 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 110/1590 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 9475473 t fired, 707413 attempts, .
58 EF STEQ 70/1051 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 sara is running.
64 EF FNDP 308/1491 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 59562430 t fired, 8342644 attempts, .
66 EF STEQ 308/1491 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 320 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 1 2 0 3 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 4 2 0 0 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 115/1585 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 9910464 t fired, 739923 attempts, .
58 EF STEQ 75/1046 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 sara is running.
64 EF FNDP 313/1486 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 60586486 t fired, 8486168 attempts, .
66 EF STEQ 313/1486 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 325 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 1 2 0 3 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 4 2 0 0 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 120/1580 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 10338572 t fired, 771879 attempts, .
58 EF STEQ 80/1041 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 sara is running.
64 EF FNDP 318/1481 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 61928703 t fired, 8674206 attempts, .
66 EF STEQ 318/1481 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 330 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 1 2 0 3 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 4 2 0 0 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 125/1575 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 10772206 t fired, 804242 attempts, .
58 EF STEQ 85/1036 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 sara is running.
64 EF FNDP 323/1476 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 62957444 t fired, 8818345 attempts, .
66 EF STEQ 323/1476 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 335 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 1 2 0 3 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 4 2 0 0 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 130/1570 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 11206453 t fired, 836663 attempts, .
58 EF STEQ 90/1031 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 sara is running.
64 EF FNDP 328/1471 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 64010651 t fired, 8965827 attempts, .
66 EF STEQ 328/1471 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 340 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 1 2 0 3 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 4 2 0 0 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 135/1565 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 11629095 t fired, 868285 attempts, .
58 EF STEQ 95/1026 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 sara is running.
64 EF FNDP 333/1466 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 65580766 t fired, 9185524 attempts, .
66 EF STEQ 333/1466 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 345 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 1 2 0 3 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 4 2 0 0 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 140/1560 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 12055260 t fired, 900112 attempts, .
58 EF STEQ 100/1021 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 sara is running.
64 EF FNDP 338/1461 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 67017446 t fired, 9386516 attempts, .
66 EF STEQ 338/1461 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 350 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 1 2 0 3 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 4 2 0 0 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 145/1555 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 12490868 t fired, 932626 attempts, .
58 EF STEQ 105/1016 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 sara is running.
64 EF FNDP 343/1456 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 68041533 t fired, 9529865 attempts, .
66 EF STEQ 343/1456 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 355 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 1 2 0 3 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 4 2 0 0 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 150/1550 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 12925718 t fired, 965100 attempts, .
58 EF STEQ 110/1011 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 sara is running.
64 EF FNDP 348/1451 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 69067238 t fired, 9673791 attempts, .
66 EF STEQ 348/1451 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 360 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 1 2 0 3 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 4 2 0 0 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 155/1545 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 13357478 t fired, 997320 attempts, .
58 EF STEQ 115/1006 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 sara is running.
64 EF FNDP 353/1446 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 70097250 t fired, 9818090 attempts, .
66 EF STEQ 353/1446 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 365 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 1 2 0 3 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 4 2 0 0 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 160/1540 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 13786334 t fired, 1029298 attempts, .
58 EF STEQ 120/1001 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 sara is running.
64 EF FNDP 358/1441 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 71326841 t fired, 9990329 attempts, .
66 EF STEQ 358/1441 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 370 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 1 2 0 3 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 4 2 0 0 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 165/1535 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 14222254 t fired, 1061874 attempts, .
58 EF STEQ 125/996 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 sara is running.
64 EF FNDP 363/1436 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 72347409 t fired, 10132919 attempts, .
66 EF STEQ 363/1436 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 375 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 1 2 0 3 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 4 2 0 0 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 170/1530 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 14657085 t fired, 1094353 attempts, .
58 EF STEQ 130/991 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 sara is running.
64 EF FNDP 368/1431 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 73366737 t fired, 10275671 attempts, .
66 EF STEQ 368/1431 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 380 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 1 2 0 3 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 4 2 0 0 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 175/1525 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 15092183 t fired, 1126874 attempts, .
58 EF STEQ 135/986 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 sara is running.
64 EF FNDP 373/1426 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 74393426 t fired, 10419533 attempts, .
66 EF STEQ 373/1426 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 385 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 1 2 0 3 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 4 2 0 0 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 180/1520 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 15526541 t fired, 1159219 attempts, .
58 EF STEQ 140/981 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 sara is running.
64 EF FNDP 378/1421 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 75414816 t fired, 10562462 attempts, .
66 EF STEQ 378/1421 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 390 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 1 2 0 3 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 4 2 0 0 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 185/1515 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 15964006 t fired, 1191945 attempts, .
58 EF STEQ 145/976 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 sara is running.
64 EF FNDP 383/1416 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 76425821 t fired, 10704002 attempts, .
66 EF STEQ 383/1416 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 395 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 1 2 0 3 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 4 2 0 0 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 190/1510 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 16399179 t fired, 1224445 attempts, .
58 EF STEQ 150/971 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 sara is running.
64 EF FNDP 388/1411 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 77453797 t fired, 10848242 attempts, .
66 EF STEQ 388/1411 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 400 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 1 2 0 3 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 4 2 0 0 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 195/1505 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 16833081 t fired, 1256822 attempts, .
58 EF STEQ 155/966 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 sara is running.
64 EF FNDP 393/1406 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 78480165 t fired, 10992083 attempts, .
66 EF STEQ 393/1406 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 405 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 1 2 0 3 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 4 2 0 0 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 200/1500 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 17273640 t fired, 1289672 attempts, .
58 EF STEQ 160/961 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 sara is running.
64 EF FNDP 398/1401 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 79507468 t fired, 11135809 attempts, .
66 EF STEQ 398/1401 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 410 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 1 2 0 3 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 4 2 0 0 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 205/1495 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 17708646 t fired, 1322154 attempts, .
58 EF STEQ 165/956 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 sara is running.
64 EF FNDP 403/1396 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 80524767 t fired, 11277904 attempts, .
66 EF STEQ 403/1396 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 415 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 1 2 0 3 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 4 2 0 0 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 210/1490 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 18201491 t fired, 1358936 attempts, .
58 EF STEQ 170/951 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 sara is running.
64 EF FNDP 408/1391 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 81543290 t fired, 11420537 attempts, .
66 EF STEQ 408/1391 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 420 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 1 2 0 3 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 4 2 0 0 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 215/1485 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 18670671 t fired, 1394049 attempts, .
58 EF STEQ 175/946 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 sara is running.
64 EF FNDP 413/1386 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 82562996 t fired, 11563151 attempts, .
66 EF STEQ 413/1386 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 425 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 1 2 0 3 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 4 2 0 0 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 220/1480 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 19106272 t fired, 1426578 attempts, .
58 EF STEQ 180/941 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 sara is running.
64 EF FNDP 418/1381 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 83582966 t fired, 11706547 attempts, .
66 EF STEQ 418/1381 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 430 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 1 2 0 3 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 4 2 0 0 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 225/1475 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 19632476 t fired, 1465828 attempts, .
58 EF STEQ 185/936 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 sara is running.
64 EF FNDP 423/1376 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 84606040 t fired, 11849783 attempts, .
66 EF STEQ 423/1376 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 435 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 1 2 0 3 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 4 2 0 0 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 230/1470 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 20056881 t fired, 1497565 attempts, .
58 EF STEQ 190/931 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 sara is running.
64 EF FNDP 428/1371 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 86112303 t fired, 12060555 attempts, .
66 EF STEQ 428/1371 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 440 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 1 2 0 3 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 4 2 0 0 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 235/1465 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 20579823 t fired, 1536625 attempts, .
58 EF STEQ 195/926 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 sara is running.
64 EF FNDP 433/1366 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 87123628 t fired, 12202046 attempts, .
66 EF STEQ 433/1366 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 445 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 1 2 0 3 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 4 2 0 0 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 240/1460 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 21127431 t fired, 1577485 attempts, .
58 EF STEQ 200/921 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 sara is running.
64 EF FNDP 438/1361 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 88135223 t fired, 12343693 attempts, .
66 EF STEQ 438/1361 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 450 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 1 2 0 3 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 4 2 0 0 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 245/1455 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 21561889 t fired, 1609947 attempts, .
58 EF STEQ 205/916 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 sara is running.
64 EF FNDP 443/1356 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 89162447 t fired, 12487490 attempts, .
66 EF STEQ 443/1356 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 455 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 1 2 0 3 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 4 2 0 0 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 250/1450 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 21988713 t fired, 1641824 attempts, .
58 EF STEQ 210/911 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 sara is running.
64 EF FNDP 448/1351 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 90547285 t fired, 12681418 attempts, .
66 EF STEQ 448/1351 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 460 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 1 2 0 3 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 4 2 0 0 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 255/1445 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 22476969 t fired, 1678298 attempts, .
58 EF STEQ 215/906 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 sara is running.
64 EF FNDP 453/1346 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 91803145 t fired, 12857576 attempts, .
66 EF STEQ 453/1346 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 465 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 1 2 0 3 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 4 2 0 0 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 260/1440 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 22911212 t fired, 1710712 attempts, .
58 EF STEQ 220/901 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 sara is running.
64 EF FNDP 458/1341 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 92824992 t fired, 13000647 attempts, .
66 EF STEQ 458/1341 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 470 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 1 2 0 3 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 4 2 0 0 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 265/1435 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 23346283 t fired, 1743162 attempts, .
58 EF STEQ 225/896 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 sara is running.
64 EF FNDP 463/1336 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 93844138 t fired, 13143566 attempts, .
66 EF STEQ 463/1336 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 475 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 1 2 0 3 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 4 2 0 0 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 270/1430 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 23780952 t fired, 1775673 attempts, .
58 EF STEQ 230/891 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 sara is running.
64 EF FNDP 468/1331 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 94870166 t fired, 13287184 attempts, .
66 EF STEQ 468/1331 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 480 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 1 2 0 3 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 4 2 0 0 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 275/1425 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 24216696 t fired, 1808246 attempts, .
58 EF STEQ 235/886 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 sara is running.
64 EF FNDP 473/1326 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 95894256 t fired, 13430231 attempts, .
66 EF STEQ 473/1326 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 485 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 1 2 0 3 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 4 2 0 0 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 280/1420 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 24651792 t fired, 1840713 attempts, .
58 EF STEQ 240/881 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 sara is running.
64 EF FNDP 478/1321 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 96918709 t fired, 13573859 attempts, .
66 EF STEQ 478/1321 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 490 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 1 2 0 3 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 4 2 0 0 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 285/1415 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 25085948 t fired, 1873102 attempts, .
58 EF STEQ 245/876 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 sara is running.
64 EF FNDP 483/1316 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 97971678 t fired, 13721063 attempts, .
66 EF STEQ 483/1316 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 495 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 1 2 0 3 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 4 2 0 0 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 290/1410 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 25520196 t fired, 1905485 attempts, .
58 EF STEQ 250/871 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 sara is running.
64 EF FNDP 488/1311 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 98998795 t fired, 13864827 attempts, .
66 EF STEQ 488/1311 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 500 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 1 2 0 3 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 4 2 0 0 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 295/1405 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 26108816 t fired, 1949416 attempts, .
58 EF STEQ 255/866 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 sara is running.
64 EF FNDP 493/1306 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 100002161 t fired, 14005219 attempts, .
66 EF STEQ 493/1306 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 505 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 1 2 0 3 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 4 2 0 0 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 300/1400 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 26605595 t fired, 1986501 attempts, .
58 EF STEQ 260/861 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 sara is running.
64 EF FNDP 498/1301 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 101373733 t fired, 14197118 attempts, .
66 EF STEQ 498/1301 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 510 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 1 2 0 3 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 4 2 0 0 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 305/1395 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 27019733 t fired, 2017397 attempts, .
58 EF STEQ 265/856 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 sara is running.
64 EF FNDP 503/1296 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 103336222 t fired, 14471676 attempts, .
66 EF STEQ 503/1296 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 515 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 1 2 0 3 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 4 2 0 0 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 310/1390 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 27452027 t fired, 2049663 attempts, .
58 EF STEQ 270/851 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 sara is running.
64 EF FNDP 508/1291 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 104426334 t fired, 14624452 attempts, .
66 EF STEQ 508/1291 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 520 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 1 2 0 3 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 4 2 0 0 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 315/1385 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 27887907 t fired, 2082209 attempts, .
58 EF STEQ 275/846 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 sara is running.
64 EF FNDP 513/1286 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 105449706 t fired, 14768051 attempts, .
66 EF STEQ 513/1286 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 525 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 1 2 0 3 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 4 2 0 0 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 320/1380 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 28483201 t fired, 2126610 attempts, .
58 EF STEQ 280/841 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 sara is running.
64 EF FNDP 518/1281 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 106455365 t fired, 14908600 attempts, .
66 EF STEQ 518/1281 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 530 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 1 2 0 3 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 4 2 0 0 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 325/1375 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 28919114 t fired, 2159213 attempts, .
58 EF STEQ 285/836 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 sara is running.
64 EF FNDP 523/1276 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 107480155 t fired, 15052134 attempts, .
66 EF STEQ 523/1276 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 535 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 1 2 0 3 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 4 2 0 0 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 330/1370 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 29353099 t fired, 2191629 attempts, .
58 EF STEQ 290/831 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 sara is running.
64 EF FNDP 528/1271 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 108530760 t fired, 15199284 attempts, .
66 EF STEQ 528/1271 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 540 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 1 2 0 3 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 4 2 0 0 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 335/1365 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 29788805 t fired, 2224230 attempts, .
58 EF STEQ 295/826 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 sara is running.
64 EF FNDP 533/1266 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 109550126 t fired, 15342010 attempts, .
66 EF STEQ 533/1266 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 545 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 1 2 0 3 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 4 2 0 0 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 340/1360 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 30208046 t fired, 2255467 attempts, .
58 EF STEQ 300/821 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 sara is running.
64 EF FNDP 538/1261 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 111272877 t fired, 15583088 attempts, .
66 EF STEQ 538/1261 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 550 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 1 2 0 3 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 4 2 0 0 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 345/1355 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 30642492 t fired, 2287892 attempts, .
58 EF STEQ 305/816 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 sara is running.
64 EF FNDP 543/1256 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 112298309 t fired, 15726784 attempts, .
66 EF STEQ 543/1256 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 555 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 1 2 0 3 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 4 2 0 0 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 350/1350 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 31076040 t fired, 2320278 attempts, .
58 EF STEQ 310/811 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 sara is running.
64 EF FNDP 548/1251 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 113327533 t fired, 15871047 attempts, .
66 EF STEQ 548/1251 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 560 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 1 2 0 3 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 4 2 0 0 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 355/1345 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 31525128 t fired, 2353838 attempts, .
58 EF STEQ 315/806 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 sara is running.
64 EF FNDP 553/1246 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 114339773 t fired, 16012531 attempts, .
66 EF STEQ 553/1246 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 565 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 1 2 0 3 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 4 2 0 0 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 360/1340 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 31959112 t fired, 2386296 attempts, .
58 EF STEQ 320/801 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 sara is running.
64 EF FNDP 558/1241 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 115370575 t fired, 16156911 attempts, .
66 EF STEQ 558/1241 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 570 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 1 2 0 3 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 4 2 0 0 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 365/1335 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 32394113 t fired, 2418792 attempts, .
58 EF STEQ 325/796 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 sara is running.
64 EF FNDP 563/1236 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 116394303 t fired, 16300081 attempts, .
66 EF STEQ 563/1236 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 575 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 1 2 0 3 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 4 2 0 0 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 370/1330 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 32830273 t fired, 2451353 attempts, .
58 EF STEQ 330/791 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 sara is running.
64 EF FNDP 568/1231 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 117417930 t fired, 16443156 attempts, .
66 EF STEQ 568/1231 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 580 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 1 2 0 3 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 4 2 0 0 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 375/1325 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 33266476 t fired, 2483910 attempts, .
58 EF STEQ 335/786 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 sara is running.
64 EF FNDP 573/1226 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 118444085 t fired, 16586801 attempts, .
66 EF STEQ 573/1226 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 585 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 1 2 0 3 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 4 2 0 0 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 380/1320 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 33700224 t fired, 2516266 attempts, .
58 EF STEQ 340/781 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 sara is running.
64 EF FNDP 578/1221 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 119471430 t fired, 16730312 attempts, .
66 EF STEQ 578/1221 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 590 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 1 2 0 3 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 4 2 0 0 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 385/1315 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 34219872 t fired, 2555084 attempts, .
58 EF STEQ 345/776 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 sara is running.
64 EF FNDP 583/1216 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 120475380 t fired, 16870451 attempts, .
66 EF STEQ 583/1216 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 595 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 1 2 0 3 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 4 2 0 0 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 390/1310 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 34875318 t fired, 2604000 attempts, .
58 EF STEQ 350/771 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 sara is running.
64 EF FNDP 588/1211 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 121467182 t fired, 17009396 attempts, .
66 EF STEQ 588/1211 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 600 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 1 2 0 3 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 4 2 0 0 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 395/1305 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 35478703 t fired, 2649028 attempts, .
58 EF STEQ 355/766 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 sara is running.
64 EF FNDP 593/1206 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 122467907 t fired, 17149337 attempts, .
66 EF STEQ 593/1206 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 605 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 1 2 0 3 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 4 2 0 0 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 400/1300 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 35911730 t fired, 2681381 attempts, .
58 EF STEQ 360/761 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 sara is running.
64 EF FNDP 598/1201 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 123498024 t fired, 17293465 attempts, .
66 EF STEQ 598/1201 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 610 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 1 2 0 3 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 4 2 0 0 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 405/1295 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 36306507 t fired, 2710887 attempts, .
58 EF STEQ 365/756 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 sara is running.
64 EF FNDP 603/1196 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 124425669 t fired, 17423199 attempts, .
66 EF STEQ 603/1196 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 615 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 1 2 0 3 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 4 2 0 0 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 410/1290 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 36793605 t fired, 2747316 attempts, .
58 EF STEQ 370/751 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 sara is running.
64 EF FNDP 608/1191 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 125373226 t fired, 17556069 attempts, .
66 EF STEQ 608/1191 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 620 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 1 2 0 3 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 4 2 0 0 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 415/1285 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 37210626 t fired, 2778457 attempts, .
58 EF STEQ 375/746 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 sara is running.
64 EF FNDP 613/1186 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 126830656 t fired, 17760290 attempts, .
66 EF STEQ 613/1186 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 625 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 1 2 0 3 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 4 2 0 0 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 420/1280 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 37641706 t fired, 2810592 attempts, .
58 EF STEQ 380/741 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 sara is running.
64 EF FNDP 618/1181 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 127856537 t fired, 17904061 attempts, .
66 EF STEQ 618/1181 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 630 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 1 2 0 3 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 4 2 0 0 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 425/1275 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 38036351 t fired, 2840092 attempts, .
58 EF STEQ 385/736 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 sara is running.
64 EF FNDP 623/1176 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 128788964 t fired, 18034469 attempts, .
66 EF STEQ 623/1176 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 635 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 1 2 0 3 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 4 2 0 0 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 430/1270 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 38438511 t fired, 2870056 attempts, .
58 EF STEQ 390/731 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 sara is running.
64 EF FNDP 628/1171 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 129743450 t fired, 18168522 attempts, .
66 EF STEQ 628/1171 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 640 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 1 2 0 3 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 4 2 0 0 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 435/1265 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 38984070 t fired, 2910841 attempts, .
58 EF STEQ 395/726 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 sara is running.
64 EF FNDP 633/1166 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 131319970 t fired, 18389373 attempts, .
66 EF STEQ 633/1166 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 645 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 1 2 0 3 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 4 2 0 0 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 440/1260 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 39811970 t fired, 2972752 attempts, .
58 EF STEQ 400/721 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 sara is running.
64 EF FNDP 638/1161 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 133265764 t fired, 18661407 attempts, .
66 EF STEQ 638/1161 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 650 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 1 2 0 3 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 4 2 0 0 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 445/1255 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 40629185 t fired, 3033826 attempts, .
58 EF STEQ 405/716 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 sara is running.
64 EF FNDP 643/1156 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 135184864 t fired, 18930211 attempts, .
66 EF STEQ 643/1156 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 655 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 1 2 0 3 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 4 2 0 0 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 450/1250 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 41378132 t fired, 3089750 attempts, .
58 EF STEQ 410/711 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 sara is running.
64 EF FNDP 648/1151 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 136944643 t fired, 19176797 attempts, .
66 EF STEQ 648/1151 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 660 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 1 2 0 3 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 4 2 0 0 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 455/1245 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 42153042 t fired, 3147625 attempts, .
58 EF STEQ 415/706 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 sara is running.
64 EF FNDP 653/1146 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 138762947 t fired, 19431333 attempts, .
66 EF STEQ 653/1146 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 665 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 1 2 0 3 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 4 2 0 0 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 460/1240 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 42981364 t fired, 3209401 attempts, .
58 EF STEQ 420/701 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 sara is running.
64 EF FNDP 658/1141 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 140709026 t fired, 19704168 attempts, .
66 EF STEQ 658/1141 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 670 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 1 2 0 3 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 4 2 0 0 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 465/1235 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 43732279 t fired, 3265479 attempts, .
58 EF STEQ 425/696 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 sara is running.
64 EF FNDP 663/1136 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 142472631 t fired, 19951100 attempts, .
66 EF STEQ 663/1136 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 675 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 1 2 0 3 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 4 2 0 0 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 470/1230 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 44496680 t fired, 3322545 attempts, .
58 EF STEQ 430/691 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 sara is running.
64 EF FNDP 668/1131 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 144269482 t fired, 20202728 attempts, .
66 EF STEQ 668/1131 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 680 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 1 2 0 3 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 4 2 0 0 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 475/1225 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 45312318 t fired, 3383392 attempts, .
58 EF STEQ 435/686 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 sara is running.
64 EF FNDP 673/1126 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 146187619 t fired, 20471168 attempts, .
66 EF STEQ 673/1126 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 685 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 1 2 0 3 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 4 2 0 0 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 480/1220 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 46142591 t fired, 3445408 attempts, .
58 EF STEQ 440/681 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 sara is running.
64 EF FNDP 678/1121 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 148138045 t fired, 20744119 attempts, .
66 EF STEQ 678/1121 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 690 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 1 2 0 3 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 4 2 0 0 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 485/1215 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 46972366 t fired, 3507435 attempts, .
58 EF STEQ 445/676 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 sara is running.
64 EF FNDP 683/1116 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 150087694 t fired, 21016976 attempts, .
66 EF STEQ 683/1116 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 695 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 1 2 0 3 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 4 2 0 0 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 490/1210 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 47803183 t fired, 3569333 attempts, .
58 EF STEQ 450/671 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 sara is running.
64 EF FNDP 688/1111 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 152038383 t fired, 21289935 attempts, .
66 EF STEQ 688/1111 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 700 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 1 2 0 3 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 4 2 0 0 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 495/1205 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 48631728 t fired, 3631157 attempts, .
58 EF STEQ 455/666 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 sara is running.
64 EF FNDP 693/1106 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 153987144 t fired, 21562827 attempts, .
66 EF STEQ 693/1106 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 705 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 1 2 0 3 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 4 2 0 0 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 500/1200 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 49460507 t fired, 3692968 attempts, .
58 EF STEQ 460/661 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 sara is running.
64 EF FNDP 698/1101 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 155936584 t fired, 21835706 attempts, .
66 EF STEQ 698/1101 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 710 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 1 2 0 3 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 4 2 0 0 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 505/1195 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 50290053 t fired, 3754863 attempts, .
58 EF STEQ 465/656 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 sara is running.
64 EF FNDP 703/1096 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 157887002 t fired, 22108955 attempts, .
66 EF STEQ 703/1096 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 715 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 1 2 0 3 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 4 2 0 0 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 510/1190 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 51119658 t fired, 3816793 attempts, .
58 EF STEQ 470/651 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 sara is running.
64 EF FNDP 708/1091 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 159836770 t fired, 22381949 attempts, .
66 EF STEQ 708/1091 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 720 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 1 2 0 3 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 4 2 0 0 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 515/1185 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 51949922 t fired, 3878831 attempts, .
58 EF STEQ 475/646 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 sara is running.
64 EF FNDP 713/1086 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 161787101 t fired, 22655338 attempts, .
66 EF STEQ 713/1086 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 725 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 1 2 0 3 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 4 2 0 0 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 520/1180 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 52779618 t fired, 3940794 attempts, .
58 EF STEQ 480/641 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 sara is running.
64 EF FNDP 718/1081 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 163736378 t fired, 22928270 attempts, .
66 EF STEQ 718/1081 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 730 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 1 2 0 3 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 4 2 0 0 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 525/1175 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 53610228 t fired, 4002882 attempts, .
58 EF STEQ 485/636 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 sara is running.
64 EF FNDP 723/1076 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 165685420 t fired, 23200941 attempts, .
66 EF STEQ 723/1076 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 735 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 1 2 0 3 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 4 2 0 0 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 530/1170 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 54441052 t fired, 4064995 attempts, .
58 EF STEQ 490/631 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 sara is running.
64 EF FNDP 728/1071 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 167635851 t fired, 23474176 attempts, .
66 EF STEQ 728/1071 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 740 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 1 2 0 3 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 4 2 0 0 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 535/1165 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 55272763 t fired, 4127118 attempts, .
58 EF STEQ 495/626 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 sara is running.
64 EF FNDP 733/1066 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 169587106 t fired, 23747497 attempts, .
66 EF STEQ 733/1066 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 745 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 1 2 0 3 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 4 2 0 0 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 540/1160 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 56054329 t fired, 4185457 attempts, .
58 EF STEQ 500/621 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 sara is running.
64 EF FNDP 738/1061 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 171422362 t fired, 24004561 attempts, .
66 EF STEQ 738/1061 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 750 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 1 2 0 3 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 4 2 0 0 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 545/1155 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 56835659 t fired, 4243737 attempts, .
58 EF STEQ 505/616 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 sara is running.
64 EF FNDP 743/1056 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 173255018 t fired, 24261249 attempts, .
66 EF STEQ 743/1056 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 755 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 1 2 0 3 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 4 2 0 0 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 550/1150 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 57636999 t fired, 4303556 attempts, .
58 EF STEQ 510/611 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 sara is running.
64 EF FNDP 748/1051 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 175137508 t fired, 24524967 attempts, .
66 EF STEQ 748/1051 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 760 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 1 2 0 3 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 4 2 0 0 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 555/1145 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 58416902 t fired, 4361778 attempts, .
58 EF STEQ 515/606 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 sara is running.
64 EF FNDP 753/1046 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 176963238 t fired, 24780510 attempts, .
66 EF STEQ 753/1046 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 765 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 1 2 0 3 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 4 2 0 0 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 561/1140 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 59085680 t fired, 4411714 attempts, .
58 EF STEQ 521/601 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 sara is running.
64 EF FNDP 759/1041 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 178552347 t fired, 25003224 attempts, .
66 EF STEQ 759/1041 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 771 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 1 2 0 3 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 4 2 0 0 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 566/1134 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 59766648 t fired, 4462491 attempts, .
58 EF STEQ 526/595 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 sara is running.
64 EF FNDP 764/1035 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 180208341 t fired, 25235015 attempts, .
66 EF STEQ 764/1035 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 776 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 1 2 0 3 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 4 2 0 0 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 571/1129 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 60489437 t fired, 4516470 attempts, .
58 EF STEQ 531/590 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 sara is running.
64 EF FNDP 769/1030 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 181864840 t fired, 25466950 attempts, .
66 EF STEQ 769/1030 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 781 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 1 2 0 3 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 4 2 0 0 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 576/1124 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 61256135 t fired, 4573610 attempts, .
58 EF STEQ 536/585 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 sara is running.
64 EF FNDP 774/1025 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 183575990 t fired, 25706788 attempts, .
66 EF STEQ 774/1025 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 786 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 1 2 0 3 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 4 2 0 0 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 581/1119 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 62051896 t fired, 4633023 attempts, .
58 EF STEQ 541/580 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 sara is running.
64 EF FNDP 779/1020 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 185351112 t fired, 25955240 attempts, .
66 EF STEQ 779/1020 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 791 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 1 2 0 3 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 4 2 0 0 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 586/1114 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 62821734 t fired, 4690541 attempts, .
58 EF STEQ 546/575 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 sara is running.
64 EF FNDP 784/1015 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 187060894 t fired, 26194506 attempts, .
66 EF STEQ 784/1015 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 796 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 1 2 0 3 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 4 2 0 0 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 591/1109 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 63627055 t fired, 4750687 attempts, .
58 EF STEQ 551/570 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 sara is running.
64 EF FNDP 789/1010 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 188941356 t fired, 26458092 attempts, .
66 EF STEQ 789/1010 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 801 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 1 2 0 3 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 4 2 0 0 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 596/1104 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 64386829 t fired, 4807427 attempts, .
58 EF STEQ 556/565 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 sara is running.
64 EF FNDP 794/1005 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 190685236 t fired, 26702152 attempts, .
66 EF STEQ 794/1005 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 806 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
lola: CANCELED task # 58 (type EQUN) for SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 (local timeout)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 1 1 0 3 1 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 4 2 0 0 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 601/1099 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 65174330 t fired, 4866285 attempts, .
64 EF FNDP 799/1000 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 192510863 t fired, 26957164 attempts, .
66 EF STEQ 799/1000 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 811 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
lola: LAUNCH task # 60 (type SRCH) for 40 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 60 (type SRCH) for SieveSingleMsgMbox-PT-d1m36-CTLFireability-12
lola: result : unknown
lola: markings : 4
lola: fired transitions : 3
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 70 (type SKEL/SRCH) for 43 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 70 (type SKEL/SRCH) for SieveSingleMsgMbox-PT-d1m36-CTLFireability-13
lola: result : unknown
lola: markings : 4
lola: fired transitions : 3
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 65 (type FNDP) for 43 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 58 (type EQUN) for SieveSingleMsgMbox-PT-d1m36-CTLFireability-12
lola: result : unknown
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 2 3 0 1 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 606/1094 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 65930074 t fired, 4922736 attempts, .
64 EF FNDP 804/995 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 194138518 t fired, 27185568 attempts, .
65 EF FNDP 5/2789 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 739564 t fired, 102238 attempts, .
66 EF STEQ 804/2789 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 816 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 2 3 0 1 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 611/1089 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 66695159 t fired, 4979836 attempts, .
64 EF FNDP 809/990 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 195815261 t fired, 27420347 attempts, .
65 EF FNDP 10/2784 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 1503400 t fired, 208071 attempts, .
66 EF STEQ 809/2784 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 821 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 2 3 0 1 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 616/1084 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 67460620 t fired, 5037022 attempts, .
64 EF FNDP 814/985 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 197493689 t fired, 27655300 attempts, .
65 EF FNDP 15/2779 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 2263957 t fired, 313344 attempts, .
66 EF STEQ 814/2779 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 826 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 2 3 0 1 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 621/1079 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 68225351 t fired, 5094102 attempts, .
64 EF FNDP 819/980 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 199171471 t fired, 27890756 attempts, .
65 EF FNDP 20/2774 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 3028622 t fired, 419506 attempts, .
66 EF STEQ 819/2774 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 831 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 2 3 0 1 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 626/1074 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 68991035 t fired, 5151266 attempts, .
64 EF FNDP 824/975 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 200843845 t fired, 28124904 attempts, .
65 EF FNDP 25/2769 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 3792355 t fired, 525055 attempts, .
66 EF STEQ 824/2769 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 836 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 2 3 0 1 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 631/1069 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 69756477 t fired, 5208489 attempts, .
64 EF FNDP 829/970 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 202521469 t fired, 28359790 attempts, .
65 EF FNDP 30/2764 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 4555387 t fired, 630595 attempts, .
66 EF STEQ 829/2764 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 841 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 2 3 0 1 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 636/1064 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 70520526 t fired, 5265554 attempts, .
64 EF FNDP 834/965 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 204202609 t fired, 28595328 attempts, .
65 EF FNDP 35/2759 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 5318649 t fired, 736246 attempts, .
66 EF STEQ 834/2759 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 846 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 2 3 0 1 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 641/1059 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 71286514 t fired, 5322667 attempts, .
64 EF FNDP 839/960 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 205882415 t fired, 28830730 attempts, .
65 EF FNDP 40/2754 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 6083978 t fired, 842120 attempts, .
66 EF STEQ 839/2754 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 851 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 2 3 0 1 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 646/1054 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 72054075 t fired, 5380031 attempts, .
64 EF FNDP 844/955 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 207565948 t fired, 29066768 attempts, .
65 EF FNDP 45/2749 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 6850430 t fired, 948384 attempts, .
66 EF STEQ 844/2749 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 856 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 2 3 0 1 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 651/1049 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 72822030 t fired, 5437363 attempts, .
64 EF FNDP 849/950 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 209253696 t fired, 29303227 attempts, .
65 EF FNDP 50/2744 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 7618278 t fired, 1054743 attempts, .
66 EF STEQ 849/2744 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 861 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 2 3 0 1 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 656/1044 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 73589095 t fired, 5494715 attempts, .
64 EF FNDP 854/945 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 210941418 t fired, 29539458 attempts, .
65 EF FNDP 55/2739 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 8384630 t fired, 1161015 attempts, .
66 EF STEQ 854/2739 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 866 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 2 3 0 1 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 661/1039 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 74352367 t fired, 5551674 attempts, .
64 EF FNDP 859/940 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 212628293 t fired, 29775547 attempts, .
65 EF FNDP 60/2734 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 9145763 t fired, 1266301 attempts, .
66 EF STEQ 859/2734 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 871 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 2 3 0 1 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 666/1034 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 75119585 t fired, 5608944 attempts, .
64 EF FNDP 864/935 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 214308078 t fired, 30010721 attempts, .
65 EF FNDP 65/2729 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 9908597 t fired, 1371539 attempts, .
66 EF STEQ 864/2729 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 876 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 2 3 0 1 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 671/1029 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 75887205 t fired, 5666277 attempts, .
64 EF FNDP 869/930 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 215987967 t fired, 30246102 attempts, .
65 EF FNDP 70/2724 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 10673828 t fired, 1477963 attempts, .
66 EF STEQ 869/2724 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 881 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 2 3 0 1 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 676/1024 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 76654696 t fired, 5723644 attempts, .
64 EF FNDP 874/925 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 217668694 t fired, 30481072 attempts, .
65 EF FNDP 75/2719 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 11439498 t fired, 1584045 attempts, .
66 EF STEQ 874/2719 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 886 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 2 3 0 1 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 681/1019 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 77422549 t fired, 5781006 attempts, .
64 EF FNDP 879/920 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 219350736 t fired, 30716898 attempts, .
65 EF FNDP 80/2714 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 12204137 t fired, 1690004 attempts, .
66 EF STEQ 879/2714 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 891 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 2 3 0 1 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 686/1014 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 78190888 t fired, 5838475 attempts, .
64 EF FNDP 884/915 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 221038451 t fired, 30953291 attempts, .
65 EF FNDP 85/2709 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 12970632 t fired, 1796327 attempts, .
66 EF STEQ 884/2709 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 896 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 2 3 0 1 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 691/1009 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 78960016 t fired, 5895846 attempts, .
64 EF FNDP 889/910 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 222728864 t fired, 31190442 attempts, .
65 EF FNDP 90/2704 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 13738422 t fired, 1902616 attempts, .
66 EF STEQ 889/2704 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 901 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 2 3 0 1 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 696/1004 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 79726560 t fired, 5953053 attempts, .
64 EF FNDP 894/905 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 224412527 t fired, 31426216 attempts, .
65 EF FNDP 95/2699 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 14502389 t fired, 2008685 attempts, .
66 EF STEQ 894/2699 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 906 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 2 3 0 1 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 701/999 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 80494085 t fired, 6010291 attempts, .
64 EF FNDP 899/900 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 226101310 t fired, 31662964 attempts, .
65 EF FNDP 100/2694 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 15270623 t fired, 2115382 attempts, .
66 EF STEQ 899/2694 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 911 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
lola: CANCELED task # 64 (type FNDP) for SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 (local timeout)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 2 2 0 1 1 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 706/994 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 81255582 t fired, 6067174 attempts, .
65 EF FNDP 105/2689 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 16029717 t fired, 2220534 attempts, .
66 EF STEQ 904/2689 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 916 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
lola: LAUNCH task # 71 (type EQUN) for 43 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 64 (type SKEL/FNDP) for SieveSingleMsgMbox-PT-d1m36-CTLFireability-13
lola: result : unknown
lola: fired transitions : 227795548
lola: tried executions : 31900919
lola: time used : 904.000000
lola: memory pages used : 0
lola: rewrite Frontend/Parser/formula_rewrite.k:711
sara: try reading problem file /home/mcc/execution/CTLFireability-71.sara.
sara: place or transition ordering is non-deterministic
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 1 3 0 2 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 711/2684 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 81700924 t fired, 6100449 attempts, .
65 EF FNDP 110/2684 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 16455691 t fired, 2279508 attempts, .
66 EF STEQ 909/2684 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
71 EF STEQ 5/1342 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 921 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 1 3 0 2 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 716/2679 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 82108438 t fired, 6130827 attempts, .
65 EF FNDP 115/2679 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 16874229 t fired, 2337480 attempts, .
66 EF STEQ 914/2679 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
71 EF STEQ 10/1337 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 926 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 1 3 0 2 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 721/2674 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 82600461 t fired, 6167523 attempts, .
65 EF FNDP 120/2674 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 17321882 t fired, 2399615 attempts, .
66 EF STEQ 919/2674 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
71 EF STEQ 15/1332 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 931 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 1 3 0 2 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 726/2669 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 83315251 t fired, 6220972 attempts, .
65 EF FNDP 125/2669 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 18042145 t fired, 2499500 attempts, .
66 EF STEQ 924/2669 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
71 EF STEQ 20/1327 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 936 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 1 3 0 2 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 731/2664 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 84120442 t fired, 6281142 attempts, .
65 EF FNDP 130/2664 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 18846292 t fired, 2610684 attempts, .
66 EF STEQ 929/2664 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
71 EF STEQ 25/1322 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 941 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 1 3 0 2 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 736/2659 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 84925786 t fired, 6341237 attempts, .
65 EF FNDP 135/2659 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 19650953 t fired, 2722123 attempts, .
66 EF STEQ 934/2659 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
71 EF STEQ 30/1317 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 946 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 1 3 0 2 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 741/2654 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 85732130 t fired, 6401477 attempts, .
65 EF FNDP 140/2654 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 20460713 t fired, 2834030 attempts, .
66 EF STEQ 939/2654 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
71 EF STEQ 35/1312 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 951 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 1 3 0 2 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 746/2649 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 86538832 t fired, 6461604 attempts, .
65 EF FNDP 145/2649 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 21271121 t fired, 2946351 attempts, .
66 EF STEQ 944/2649 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
71 EF STEQ 40/1307 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 956 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 1 3 0 2 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 751/2644 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 87345893 t fired, 6521868 attempts, .
65 EF FNDP 150/2644 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 22081407 t fired, 3058384 attempts, .
66 EF STEQ 949/2644 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
71 EF STEQ 45/1302 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 961 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 1 3 0 2 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 756/2639 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 88147177 t fired, 6581727 attempts, .
65 EF FNDP 155/2639 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 22889560 t fired, 3170127 attempts, .
66 EF STEQ 954/2639 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
71 EF STEQ 50/1297 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 966 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 1 3 0 2 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 761/2634 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 88950923 t fired, 6641768 attempts, .
65 EF FNDP 160/2634 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 23699063 t fired, 3282500 attempts, .
66 EF STEQ 959/2634 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
71 EF STEQ 55/1292 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 971 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 1 3 0 2 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 766/2629 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 89757309 t fired, 6701975 attempts, .
65 EF FNDP 165/2629 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 24509259 t fired, 3394431 attempts, .
66 EF STEQ 964/2629 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
71 EF STEQ 60/1287 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 976 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 1 3 0 2 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 771/2624 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 90563135 t fired, 6762147 attempts, .
65 EF FNDP 170/2624 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 25320178 t fired, 3506500 attempts, .
66 EF STEQ 969/2624 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
71 EF STEQ 65/1282 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 981 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 1 3 0 2 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 776/2619 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 91369013 t fired, 6822213 attempts, .
65 EF FNDP 175/2619 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 26131729 t fired, 3618757 attempts, .
66 EF STEQ 974/2619 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
71 EF STEQ 70/1277 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 986 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 1 3 0 2 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 781/2614 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 92175527 t fired, 6882449 attempts, .
65 EF FNDP 180/2614 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 26943413 t fired, 3731282 attempts, .
66 EF STEQ 979/2614 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
71 EF STEQ 75/1272 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 991 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 1 3 0 2 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 786/2609 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 92973030 t fired, 6942035 attempts, .
65 EF FNDP 185/2609 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 27743252 t fired, 3841882 attempts, .
66 EF STEQ 984/2609 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
71 EF STEQ 80/1267 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 996 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 1 3 0 2 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 791/2604 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 93780342 t fired, 7002304 attempts, .
65 EF FNDP 190/2604 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 28541828 t fired, 3952456 attempts, .
66 EF STEQ 989/2604 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
71 EF STEQ 85/1262 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 1001 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 1 3 0 2 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 796/2599 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 94586625 t fired, 7062475 attempts, .
65 EF FNDP 195/2599 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 29340409 t fired, 4062956 attempts, .
66 EF STEQ 994/2599 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
71 EF STEQ 90/1257 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 1006 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 1 3 0 2 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 801/2594 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 95393300 t fired, 7122756 attempts, .
65 EF FNDP 200/2594 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 30139880 t fired, 4173573 attempts, .
66 EF STEQ 999/2594 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
71 EF STEQ 95/1252 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 1011 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 1 3 0 2 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 806/2589 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 96200173 t fired, 7182938 attempts, .
65 EF FNDP 205/2589 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 30938725 t fired, 4284138 attempts, .
66 EF STEQ 1004/2589 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
71 EF STEQ 100/1247 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 1016 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 1 3 0 2 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 811/2584 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 97008017 t fired, 7243239 attempts, .
65 EF FNDP 210/2584 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 31737605 t fired, 4394771 attempts, .
66 EF STEQ 1009/2584 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
71 EF STEQ 105/1242 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 1021 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 1 3 0 2 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 816/2579 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 97812747 t fired, 7303342 attempts, .
65 EF FNDP 215/2579 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 32536228 t fired, 4505303 attempts, .
66 EF STEQ 1014/2579 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
71 EF STEQ 110/1237 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 1026 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 1 3 0 2 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 821/2574 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 98615628 t fired, 7363273 attempts, .
65 EF FNDP 220/2574 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 33333634 t fired, 4615241 attempts, .
66 EF STEQ 1019/2574 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
71 EF STEQ 115/1232 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 1031 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 1 3 0 2 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 826/2569 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 99422123 t fired, 7423436 attempts, .
65 EF FNDP 225/2569 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 34131831 t fired, 4725588 attempts, .
66 EF STEQ 1024/2569 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
71 EF STEQ 120/1227 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 1036 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 1 3 0 2 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 831/2564 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 100230362 t fired, 7483920 attempts, .
65 EF FNDP 230/2564 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 34929171 t fired, 4835867 attempts, .
66 EF STEQ 1029/2564 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
71 EF STEQ 125/1222 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 1041 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 1 3 0 2 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 836/2559 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 101038985 t fired, 7544326 attempts, .
65 EF FNDP 235/2559 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 35727482 t fired, 4946584 attempts, .
66 EF STEQ 1034/2559 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
71 EF STEQ 130/1217 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 1046 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 1 3 0 2 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 841/2554 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 101847808 t fired, 7604727 attempts, .
65 EF FNDP 240/2554 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 36525605 t fired, 5057188 attempts, .
66 EF STEQ 1039/2554 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
71 EF STEQ 135/1212 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 1051 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 1 3 0 2 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 846/2549 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 102655344 t fired, 7664969 attempts, .
65 EF FNDP 245/2549 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 37321435 t fired, 5167332 attempts, .
66 EF STEQ 1044/2549 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
71 EF STEQ 140/1207 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 1056 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 1 3 0 2 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 851/2544 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 103461299 t fired, 7725171 attempts, .
65 EF FNDP 250/2544 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 38116785 t fired, 5277225 attempts, .
66 EF STEQ 1049/2544 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
71 EF STEQ 145/1202 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 1061 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 1 3 0 2 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 856/2539 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 104267761 t fired, 7785341 attempts, .
65 EF FNDP 255/2539 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 38913505 t fired, 5387343 attempts, .
66 EF STEQ 1054/2539 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
71 EF STEQ 150/1197 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 1066 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 1 3 0 2 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 861/2534 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 105074714 t fired, 7845651 attempts, .
65 EF FNDP 260/2534 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 39711331 t fired, 5497880 attempts, .
66 EF STEQ 1059/2534 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
71 EF STEQ 155/1192 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 1071 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 1 3 0 2 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 866/2529 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 105882429 t fired, 7906049 attempts, .
65 EF FNDP 265/2529 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 40509770 t fired, 5608437 attempts, .
66 EF STEQ 1064/2529 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
71 EF STEQ 160/1187 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 1076 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 1 3 0 2 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 871/2524 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 106689618 t fired, 7966310 attempts, .
65 EF FNDP 270/2524 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 41308267 t fired, 5718846 attempts, .
66 EF STEQ 1069/2524 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
71 EF STEQ 165/1182 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 1081 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 1 3 0 2 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 876/2519 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 107497875 t fired, 8026687 attempts, .
65 EF FNDP 275/2519 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 42107680 t fired, 5829523 attempts, .
66 EF STEQ 1074/2519 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
71 EF STEQ 170/1177 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 1086 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 1 3 0 2 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 881/2514 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 108303750 t fired, 8086862 attempts, .
65 EF FNDP 280/2514 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 42906192 t fired, 5940001 attempts, .
66 EF STEQ 1079/2514 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
71 EF STEQ 175/1172 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 1091 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 1 3 0 2 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 886/2509 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 109112777 t fired, 8147399 attempts, .
65 EF FNDP 285/2509 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 43704672 t fired, 6050445 attempts, .
66 EF STEQ 1084/2509 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
71 EF STEQ 180/1167 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 1096 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 1 3 0 2 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 891/2504 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 109919606 t fired, 8207642 attempts, .
65 EF FNDP 290/2504 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 44502502 t fired, 6160932 attempts, .
66 EF STEQ 1089/2504 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
71 EF STEQ 185/1162 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 1101 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 1 3 0 2 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 896/2499 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 110726522 t fired, 8267802 attempts, .
65 EF FNDP 295/2499 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 45300637 t fired, 6271376 attempts, .
66 EF STEQ 1094/2499 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
71 EF STEQ 190/1157 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 1106 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 1 3 0 2 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 901/2494 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 111463260 t fired, 8322791 attempts, .
65 EF FNDP 300/2494 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 46036817 t fired, 6373334 attempts, .
66 EF STEQ 1099/2494 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
71 EF STEQ 195/1152 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 1111 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 1 3 0 2 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 906/2489 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 112163365 t fired, 8375040 attempts, .
65 EF FNDP 305/2489 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 46799052 t fired, 6478700 attempts, .
66 EF STEQ 1104/2489 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
71 EF STEQ 200/1147 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 1116 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 1 3 0 2 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 911/2484 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 112861983 t fired, 8427152 attempts, .
65 EF FNDP 310/2484 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 47577757 t fired, 6586364 attempts, .
66 EF STEQ 1109/2484 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
71 EF STEQ 205/1142 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 1121 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 1 3 0 2 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 916/2479 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 113583545 t fired, 8480980 attempts, .
65 EF FNDP 315/2479 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 48333678 t fired, 6691161 attempts, .
66 EF STEQ 1114/2479 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
71 EF STEQ 210/1137 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 1126 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 1 3 0 2 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 921/2474 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 114284269 t fired, 8533311 attempts, .
65 EF FNDP 320/2474 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 49110813 t fired, 6798781 attempts, .
66 EF STEQ 1119/2474 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
71 EF STEQ 215/1132 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 1131 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 1 3 0 2 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 926/2469 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 114985189 t fired, 8585632 attempts, .
65 EF FNDP 325/2469 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 49865770 t fired, 6903529 attempts, .
66 EF STEQ 1124/2469 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
71 EF STEQ 220/1127 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 1136 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 1 3 0 2 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 931/2464 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 115686194 t fired, 8638021 attempts, .
65 EF FNDP 330/2464 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 50671542 t fired, 7015314 attempts, .
66 EF STEQ 1129/2464 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
71 EF STEQ 225/1122 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 1141 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 1 3 0 2 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 936/2459 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 116388715 t fired, 8690493 attempts, .
65 EF FNDP 335/2459 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 51393019 t fired, 7115434 attempts, .
66 EF STEQ 1134/2459 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
71 EF STEQ 230/1117 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 1146 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 1 3 0 2 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 941/2454 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 117088910 t fired, 8742769 attempts, .
65 EF FNDP 340/2454 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 52136066 t fired, 7218013 attempts, .
66 EF STEQ 1139/2454 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
71 EF STEQ 235/1112 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 1151 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 1 3 0 2 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 946/2449 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 117789172 t fired, 8795106 attempts, .
65 EF FNDP 345/2449 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 52934957 t fired, 7328621 attempts, .
66 EF STEQ 1144/2449 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
71 EF STEQ 240/1107 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 1156 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 1 3 0 2 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 951/2444 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 118568041 t fired, 8853283 attempts, .
65 EF FNDP 350/2444 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 53736995 t fired, 7439914 attempts, .
66 EF STEQ 1149/2444 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
71 EF STEQ 245/1102 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 1161 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 1 3 0 2 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 956/2439 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 119375991 t fired, 8913716 attempts, .
65 EF FNDP 355/2439 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 54537357 t fired, 7550866 attempts, .
66 EF STEQ 1154/2439 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
71 EF STEQ 250/1097 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 1166 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 1 3 0 2 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 961/2434 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 120179479 t fired, 8973711 attempts, .
65 EF FNDP 360/2434 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 55336023 t fired, 7661232 attempts, .
66 EF STEQ 1159/2434 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
71 EF STEQ 255/1092 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 1171 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 1 3 0 2 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 966/2429 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 120985037 t fired, 9033867 attempts, .
65 EF FNDP 365/2429 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 56134632 t fired, 7771577 attempts, .
66 EF STEQ 1164/2429 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
71 EF STEQ 260/1087 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 1176 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 1 3 0 2 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 971/2424 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 121792304 t fired, 9094158 attempts, .
65 EF FNDP 370/2424 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 56932424 t fired, 7881966 attempts, .
66 EF STEQ 1169/2424 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
71 EF STEQ 265/1082 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 1181 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 1 3 0 2 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 976/2419 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 122588446 t fired, 9153568 attempts, .
65 EF FNDP 375/2419 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 57731383 t fired, 7992840 attempts, .
66 EF STEQ 1174/2419 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
71 EF STEQ 270/1077 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 1186 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 1 3 0 2 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 981/2414 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 123395342 t fired, 9213788 attempts, .
65 EF FNDP 380/2414 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 58530049 t fired, 8103535 attempts, .
66 EF STEQ 1179/2414 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
71 EF STEQ 275/1072 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 1191 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 1 3 0 2 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 986/2409 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 124203113 t fired, 9274065 attempts, .
65 EF FNDP 385/2409 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 59327615 t fired, 8213972 attempts, .
66 EF STEQ 1184/2409 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
71 EF STEQ 280/1067 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 1196 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 1 3 0 2 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 991/2404 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 125009145 t fired, 9334233 attempts, .
65 EF FNDP 390/2404 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 60126571 t fired, 8324864 attempts, .
66 EF STEQ 1189/2404 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
71 EF STEQ 285/1062 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 1201 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 1 3 0 2 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 996/2399 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 125815963 t fired, 9394442 attempts, .
65 EF FNDP 395/2399 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 60926108 t fired, 8435708 attempts, .
66 EF STEQ 1194/2399 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
71 EF STEQ 290/1057 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 1206 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 1 3 0 2 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1001/2394 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 126623355 t fired, 9454681 attempts, .
65 EF FNDP 400/2394 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 61724693 t fired, 8546115 attempts, .
66 EF STEQ 1199/2394 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
71 EF STEQ 295/1052 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 1211 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 1 3 0 2 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1006/2389 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 127426632 t fired, 9514638 attempts, .
65 EF FNDP 405/2389 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 62523864 t fired, 8656592 attempts, .
66 EF STEQ 1204/2389 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
71 EF STEQ 300/1047 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 1216 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 1 3 0 2 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1011/2384 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 128233365 t fired, 9574839 attempts, .
65 EF FNDP 410/2384 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 63324848 t fired, 8767578 attempts, .
66 EF STEQ 1209/2384 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
71 EF STEQ 305/1042 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 1221 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 1 3 0 2 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1016/2379 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 129042277 t fired, 9635211 attempts, .
65 EF FNDP 415/2379 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 64126116 t fired, 8878503 attempts, .
66 EF STEQ 1214/2379 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
71 EF STEQ 310/1037 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 1226 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 1 3 0 2 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1021/2374 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 129852364 t fired, 9695757 attempts, .
65 EF FNDP 420/2374 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 64928068 t fired, 8989539 attempts, .
66 EF STEQ 1219/2374 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
71 EF STEQ 315/1032 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 1231 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 1 3 0 2 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1026/2369 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 130661395 t fired, 9756142 attempts, .
65 EF FNDP 425/2369 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 65729234 t fired, 9100527 attempts, .
66 EF STEQ 1224/2369 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
71 EF STEQ 320/1027 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 1236 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 1 3 0 2 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1031/2364 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 131468697 t fired, 9816506 attempts, .
65 EF FNDP 430/2364 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 66529723 t fired, 9211161 attempts, .
66 EF STEQ 1229/2364 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
71 EF STEQ 325/1022 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 1241 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 1 3 0 2 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1036/2359 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 132276469 t fired, 9876849 attempts, .
65 EF FNDP 435/2359 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 67330376 t fired, 9321926 attempts, .
66 EF STEQ 1234/2359 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
71 EF STEQ 330/1017 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 1246 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 1 3 0 2 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1041/2354 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 133083608 t fired, 9937078 attempts, .
65 EF FNDP 440/2354 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 68130647 t fired, 9432558 attempts, .
66 EF STEQ 1239/2354 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
71 EF STEQ 335/1012 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 1251 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 1 3 0 2 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1046/2349 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 133892264 t fired, 9997531 attempts, .
65 EF FNDP 445/2349 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 68930656 t fired, 9543217 attempts, .
66 EF STEQ 1244/2349 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
71 EF STEQ 340/1007 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 1256 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 1 3 0 2 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1051/2344 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 134700238 t fired, 10057951 attempts, .
65 EF FNDP 450/2344 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 69731952 t fired, 9654245 attempts, .
66 EF STEQ 1249/2344 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
71 EF STEQ 345/1002 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 1261 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 1 3 0 2 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1056/2339 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 135508795 t fired, 10118252 attempts, .
65 EF FNDP 455/2339 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 70531598 t fired, 9764831 attempts, .
66 EF STEQ 1254/2339 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
71 EF STEQ 350/997 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 1266 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 1 3 0 2 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1061/2334 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 136317860 t fired, 10178637 attempts, .
65 EF FNDP 460/2334 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 71329637 t fired, 9875762 attempts, .
66 EF STEQ 1259/2334 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
71 EF STEQ 355/992 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 1271 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 1 3 0 2 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1066/2329 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 137125201 t fired, 10238925 attempts, .
65 EF FNDP 465/2329 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 72128741 t fired, 9986488 attempts, .
66 EF STEQ 1264/2329 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
71 EF STEQ 360/987 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 1276 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 1 3 0 2 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1071/2324 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 137932436 t fired, 10299209 attempts, .
65 EF FNDP 470/2324 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 72927610 t fired, 10097033 attempts, .
66 EF STEQ 1269/2324 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
71 EF STEQ 365/982 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 1281 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 1 3 0 2 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1076/2319 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 138740399 t fired, 10359496 attempts, .
65 EF FNDP 475/2319 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 73727460 t fired, 10207713 attempts, .
66 EF STEQ 1274/2319 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
71 EF STEQ 370/977 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 1286 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 1 3 0 2 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1081/2314 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 139549530 t fired, 10419989 attempts, .
65 EF FNDP 480/2314 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 74524789 t fired, 10317886 attempts, .
66 EF STEQ 1279/2314 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
71 EF STEQ 375/972 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 1291 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 1 3 0 2 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1086/2309 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 140329901 t fired, 10478237 attempts, .
65 EF FNDP 485/2309 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 75319825 t fired, 10428049 attempts, .
66 EF STEQ 1284/2309 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
71 EF STEQ 380/967 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 1296 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 1 3 0 2 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1091/2304 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 141115012 t fired, 10536926 attempts, .
65 EF FNDP 490/2304 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 76118791 t fired, 10538865 attempts, .
66 EF STEQ 1289/2304 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
71 EF STEQ 385/962 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 1301 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 1 3 0 2 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1096/2299 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 141899107 t fired, 10595552 attempts, .
65 EF FNDP 495/2299 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 76917824 t fired, 10649773 attempts, .
66 EF STEQ 1294/2299 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
71 EF STEQ 390/957 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 1306 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 1 3 0 2 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1101/2294 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 142694708 t fired, 10655010 attempts, .
65 EF FNDP 500/2294 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 77708496 t fired, 10759189 attempts, .
66 EF STEQ 1299/2294 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
71 EF STEQ 395/952 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 1311 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 1 3 0 2 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1106/2289 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 143476167 t fired, 10713417 attempts, .
65 EF FNDP 505/2289 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 78500142 t fired, 10868592 attempts, .
66 EF STEQ 1304/2289 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
71 EF STEQ 400/947 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 1316 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 1 3 0 2 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1111/2284 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 144257307 t fired, 10771655 attempts, .
65 EF FNDP 510/2284 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 79291735 t fired, 10978011 attempts, .
66 EF STEQ 1309/2284 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
71 EF STEQ 405/942 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 1321 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 1 3 0 2 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1116/2279 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 145037929 t fired, 10829937 attempts, .
65 EF FNDP 515/2279 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 80082043 t fired, 11087372 attempts, .
66 EF STEQ 1314/2279 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
71 EF STEQ 410/937 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 1326 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 1 3 0 2 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1121/2274 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 145747831 t fired, 10882979 attempts, .
65 EF FNDP 520/2274 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 80802228 t fired, 11186986 attempts, .
66 EF STEQ 1319/2274 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
71 EF STEQ 415/932 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 1331 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 1 3 0 2 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1126/2269 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 146431895 t fired, 10934074 attempts, .
65 EF FNDP 525/2269 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 81552435 t fired, 11290722 attempts, .
66 EF STEQ 1324/2269 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
71 EF STEQ 420/927 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 1336 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 1 3 0 2 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1131/2264 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 147127308 t fired, 10986016 attempts, .
65 EF FNDP 530/2264 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 82314247 t fired, 11395988 attempts, .
66 EF STEQ 1329/2264 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
71 EF STEQ 425/922 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 1341 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 1 3 0 2 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1136/2259 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 147818796 t fired, 11037603 attempts, .
65 EF FNDP 535/2259 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 83042206 t fired, 11496860 attempts, .
66 EF STEQ 1334/2259 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
71 EF STEQ 430/917 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 1346 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 1 3 0 2 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1141/2254 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 148516581 t fired, 11089749 attempts, .
65 EF FNDP 540/2254 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 83773279 t fired, 11597985 attempts, .
66 EF STEQ 1339/2254 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
71 EF STEQ 435/912 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 1351 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 1 3 0 2 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1146/2249 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 149212035 t fired, 11141647 attempts, .
65 EF FNDP 545/2249 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 84502948 t fired, 11698770 attempts, .
66 EF STEQ 1344/2249 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
71 EF STEQ 440/907 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 1356 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 1 3 0 2 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1151/2244 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 149989634 t fired, 11199852 attempts, .
65 EF FNDP 550/2244 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 85256701 t fired, 11803019 attempts, .
66 EF STEQ 1349/2244 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
71 EF STEQ 445/902 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 1361 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 1 3 0 2 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1156/2239 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 150790152 t fired, 11259659 attempts, .
65 EF FNDP 555/2239 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 86018595 t fired, 11908182 attempts, .
66 EF STEQ 1354/2239 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
71 EF STEQ 450/897 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 1366 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 1 3 0 2 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1161/2234 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 151575591 t fired, 11318294 attempts, .
65 EF FNDP 560/2234 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 86764342 t fired, 12011471 attempts, .
66 EF STEQ 1359/2234 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
71 EF STEQ 455/892 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 1371 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 1 3 0 2 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1166/2229 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 152236753 t fired, 11367673 attempts, .
65 EF FNDP 565/2229 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 87511697 t fired, 12114920 attempts, .
66 EF STEQ 1364/2229 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
71 EF STEQ 460/887 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 1376 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 1 3 0 2 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1171/2224 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 152933779 t fired, 11419733 attempts, .
65 EF FNDP 570/2224 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 88269252 t fired, 12219643 attempts, .
66 EF STEQ 1369/2224 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
71 EF STEQ 465/882 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 1381 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 1 3 0 2 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1176/2219 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 153634249 t fired, 11471943 attempts, .
65 EF FNDP 575/2219 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 89017621 t fired, 12323131 attempts, .
66 EF STEQ 1374/2219 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
71 EF STEQ 470/877 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 1386 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 1 3 0 2 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1181/2214 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 154336628 t fired, 11524406 attempts, .
65 EF FNDP 580/2214 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 89776749 t fired, 12428280 attempts, .
66 EF STEQ 1379/2214 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
71 EF STEQ 475/872 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 1391 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 1 3 0 2 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1186/2209 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 155036537 t fired, 11576690 attempts, .
65 EF FNDP 585/2209 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 90550462 t fired, 12535413 attempts, .
66 EF STEQ 1384/2209 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
71 EF STEQ 480/867 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 1396 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 1 3 0 2 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1191/2204 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 155738472 t fired, 11629196 attempts, .
65 EF FNDP 590/2204 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 91272760 t fired, 12635296 attempts, .
66 EF STEQ 1389/2204 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
71 EF STEQ 485/862 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 1401 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 1 3 0 2 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1196/2199 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 156438492 t fired, 11681477 attempts, .
65 EF FNDP 595/2199 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 92030068 t fired, 12739884 attempts, .
66 EF STEQ 1394/2199 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
71 EF STEQ 490/857 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 1406 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 1 3 0 2 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1201/2194 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 157137289 t fired, 11733674 attempts, .
65 EF FNDP 600/2194 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 92749699 t fired, 12839281 attempts, .
66 EF STEQ 1399/2194 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
71 EF STEQ 495/852 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 1411 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 1 3 0 2 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1206/2189 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 157833384 t fired, 11785624 attempts, .
65 EF FNDP 605/2189 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 93478591 t fired, 12940133 attempts, .
66 EF STEQ 1404/2189 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
71 EF STEQ 500/847 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 1416 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 1 3 0 2 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1211/2184 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 158536646 t fired, 11838042 attempts, .
65 EF FNDP 610/2184 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 94208511 t fired, 13041122 attempts, .
66 EF STEQ 1409/2184 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
71 EF STEQ 505/842 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 1421 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 1 3 0 2 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1216/2179 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 159237233 t fired, 11890346 attempts, .
65 EF FNDP 615/2179 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 94985598 t fired, 13149092 attempts, .
66 EF STEQ 1414/2179 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
71 EF STEQ 510/837 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 1426 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 1 3 0 2 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1221/2174 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 159595571 t fired, 11917150 attempts, .
65 EF FNDP 620/2174 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 95620574 t fired, 13237109 attempts, .
66 EF STEQ 1419/2174 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
71 EF STEQ 515/832 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 1431 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 1 3 0 2 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1226/2169 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 160245793 t fired, 11965716 attempts, .
65 EF FNDP 625/2169 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 96082191 t fired, 13301253 attempts, .
66 EF STEQ 1424/2169 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
71 EF STEQ 520/827 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 1436 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 1 3 0 2 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1231/2164 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 160956776 t fired, 12018815 attempts, .
65 EF FNDP 630/2164 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 96614033 t fired, 13374955 attempts, .
66 EF STEQ 1429/2164 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
71 EF STEQ 525/822 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 1441 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 1 3 0 2 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1236/2159 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 161735650 t fired, 12076996 attempts, .
65 EF FNDP 635/2159 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 97028599 t fired, 13432296 attempts, .
66 EF STEQ 1434/2159 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
71 EF STEQ 530/817 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 1446 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 1 3 0 2 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1241/2154 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 162394805 t fired, 12126249 attempts, .
65 EF FNDP 640/2154 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 97653199 t fired, 13518742 attempts, .
66 EF STEQ 1439/2154 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
71 EF STEQ 535/812 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 1451 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 1 3 0 2 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1246/2149 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 163031520 t fired, 12173792 attempts, .
65 EF FNDP 645/2149 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 98379960 t fired, 13619365 attempts, .
66 EF STEQ 1444/2149 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
71 EF STEQ 540/807 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 1456 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 1 3 0 2 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1251/2144 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 163429432 t fired, 12203464 attempts, .
65 EF FNDP 650/2144 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 99107726 t fired, 13720391 attempts, .
66 EF STEQ 1449/2144 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
71 EF STEQ 545/802 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 1461 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 1 3 0 2 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1256/2139 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 164220480 t fired, 12262418 attempts, .
65 EF FNDP 655/2139 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 99913471 t fired, 13832207 attempts, .
66 EF STEQ 1454/2139 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
71 EF STEQ 550/797 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 1466 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 1 3 0 2 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1261/2134 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 164938456 t fired, 12315942 attempts, .
65 EF FNDP 660/2134 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 100350823 t fired, 13892829 attempts, .
66 EF STEQ 1459/2134 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
71 EF STEQ 555/792 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 1471 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 1 3 0 2 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1266/2129 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 165695303 t fired, 12372518 attempts, .
65 EF FNDP 665/2129 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 100751502 t fired, 13948229 attempts, .
66 EF STEQ 1464/2129 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
71 EF STEQ 560/787 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 1476 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 1 3 0 2 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1271/2124 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 166403043 t fired, 12425422 attempts, .
65 EF FNDP 670/2124 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 101164379 t fired, 14005475 attempts, .
66 EF STEQ 1469/2124 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
71 EF STEQ 565/782 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 1481 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 1 3 0 2 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1276/2119 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 167042424 t fired, 12473203 attempts, .
65 EF FNDP 675/2119 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 101644186 t fired, 14071896 attempts, .
66 EF STEQ 1474/2119 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
71 EF STEQ 570/777 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 1486 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 1 3 0 2 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1281/2114 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 167671185 t fired, 12520134 attempts, .
65 EF FNDP 680/2114 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 102246879 t fired, 14155464 attempts, .
66 EF STEQ 1479/2114 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
71 EF STEQ 575/772 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 1491 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 1 3 0 2 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1286/2109 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 168178751 t fired, 12558008 attempts, .
65 EF FNDP 685/2109 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 102951972 t fired, 14252763 attempts, .
66 EF STEQ 1484/2109 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
71 EF STEQ 580/767 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 1496 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 1 3 0 2 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1291/2104 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 168751136 t fired, 12600700 attempts, .
65 EF FNDP 690/2104 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 103359892 t fired, 14309237 attempts, .
66 EF STEQ 1489/2104 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
71 EF STEQ 585/762 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 1501 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 1 3 0 2 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1296/2099 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 169271351 t fired, 12639544 attempts, .
65 EF FNDP 695/2099 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 103726441 t fired, 14359937 attempts, .
66 EF STEQ 1494/2099 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
71 EF STEQ 590/757 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 1506 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 1 3 0 2 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1301/2094 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 169907621 t fired, 12687156 attempts, .
65 EF FNDP 700/2094 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 104426103 t fired, 14456818 attempts, .
66 EF STEQ 1499/2094 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
71 EF STEQ 595/752 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 1511 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 1 3 0 2 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1306/2089 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 170620131 t fired, 12740394 attempts, .
65 EF FNDP 705/2089 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 105023982 t fired, 14539473 attempts, .
66 EF STEQ 1504/2089 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
71 EF STEQ 600/747 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 1516 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 1 3 0 2 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1311/2084 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 171365121 t fired, 12796037 attempts, .
65 EF FNDP 710/2084 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 105544272 t fired, 14611448 attempts, .
66 EF STEQ 1509/2084 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
71 EF STEQ 605/742 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 1521 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 1 3 0 2 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1316/2079 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 172133884 t fired, 12853356 attempts, .
65 EF FNDP 715/2079 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 106099292 t fired, 14688381 attempts, .
66 EF STEQ 1514/2079 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
71 EF STEQ 610/737 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 1526 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 1 3 0 2 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1321/2074 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 172797305 t fired, 12902790 attempts, .
65 EF FNDP 720/2074 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 106597052 t fired, 14757214 attempts, .
66 EF STEQ 1519/2074 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
71 EF STEQ 615/732 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 1531 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 1 3 0 2 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1326/2069 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 173364108 t fired, 12945125 attempts, .
65 EF FNDP 725/2069 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 107170934 t fired, 14836692 attempts, .
66 EF STEQ 1524/2069 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
71 EF STEQ 620/727 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 1536 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 1 3 0 2 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1331/2064 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 174115414 t fired, 13001203 attempts, .
65 EF FNDP 730/2064 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 107651765 t fired, 14903145 attempts, .
66 EF STEQ 1529/2064 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
71 EF STEQ 625/722 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 1541 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 1 3 0 2 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1336/2059 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 174789204 t fired, 13051523 attempts, .
65 EF FNDP 735/2059 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 108216347 t fired, 14981395 attempts, .
66 EF STEQ 1534/2059 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
71 EF STEQ 630/717 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 1546 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 1 3 0 2 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1341/2054 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 175190497 t fired, 13081446 attempts, .
65 EF FNDP 740/2054 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 108720072 t fired, 15050909 attempts, .
66 EF STEQ 1539/2054 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
71 EF STEQ 635/712 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 1551 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 1 3 0 2 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1346/2049 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 175732286 t fired, 13121893 attempts, .
65 EF FNDP 745/2049 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 109175290 t fired, 15113556 attempts, .
66 EF STEQ 1544/2049 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
71 EF STEQ 640/707 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 1556 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 1 3 0 2 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1351/2044 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 176434287 t fired, 13174390 attempts, .
65 EF FNDP 750/2044 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 109718413 t fired, 15188767 attempts, .
66 EF STEQ 1549/2044 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
71 EF STEQ 645/702 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 1561 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 1 3 0 2 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1356/2039 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 176848080 t fired, 13205259 attempts, .
65 EF FNDP 755/2039 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 110215398 t fired, 15257417 attempts, .
66 EF STEQ 1554/2039 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
71 EF STEQ 650/697 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 1566 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 1 3 0 2 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1361/2034 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 177313384 t fired, 13239947 attempts, .
65 EF FNDP 760/2034 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 110852073 t fired, 15345550 attempts, .
66 EF STEQ 1559/2034 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
71 EF STEQ 655/692 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 1571 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 1 3 0 2 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1366/2029 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 177819737 t fired, 13277727 attempts, .
65 EF FNDP 765/2029 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 111342356 t fired, 15413270 attempts, .
66 EF STEQ 1564/2029 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
71 EF STEQ 660/687 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 1576 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 1 3 0 2 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1371/2024 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 178583049 t fired, 13334691 attempts, .
65 EF FNDP 770/2024 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 111736780 t fired, 15467950 attempts, .
66 EF STEQ 1569/2024 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
71 EF STEQ 665/682 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 1581 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 1 3 0 2 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1376/2019 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 179183675 t fired, 13379561 attempts, .
65 EF FNDP 775/2019 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 112135521 t fired, 15523166 attempts, .
66 EF STEQ 1574/2019 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
71 EF STEQ 670/677 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 1586 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
lola: CANCELED task # 71 (type EQUN) for SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 (local timeout)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 1 2 0 2 1 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1381/2014 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 179631746 t fired, 13413056 attempts, .
65 EF FNDP 780/2014 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 112544758 t fired, 15579840 attempts, .
66 EF STEQ 1579/2014 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 1591 secs. Pages in use: 32
# running tasks: 4 of 4 Visible: 16
lola: LAUNCH task # 80 (type SRCH) for 43 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 71 (type EQUN) for SieveSingleMsgMbox-PT-d1m36-CTLFireability-13
lola: result : unknown
lola: FINISHED task # 80 (type SRCH) for SieveSingleMsgMbox-PT-d1m36-CTLFireability-13
lola: result : unknown
lola: markings : 4
lola: fired transitions : 3
lola: time used : 1.000000
lola: memory pages used : 1
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 0 2 0 4 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1386/3390 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 180348590 t fired, 13466549 attempts, .
65 EF FNDP 785/2789 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 113195267 t fired, 15669819 attempts, .
66 EF STEQ 1584/3588 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 1596 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 0 2 0 4 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1391/3390 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 181190494 t fired, 13529413 attempts, .
65 EF FNDP 790/2789 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 114034655 t fired, 15786064 attempts, .
66 EF STEQ 1589/3588 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 1601 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 0 2 0 4 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1396/3390 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 182015425 t fired, 13591086 attempts, .
65 EF FNDP 795/2789 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 114875013 t fired, 15902310 attempts, .
66 EF STEQ 1594/3588 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 1606 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 0 2 0 4 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1401/3390 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 182846680 t fired, 13653202 attempts, .
65 EF FNDP 800/2789 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 115715552 t fired, 16018536 attempts, .
66 EF STEQ 1599/3588 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 1611 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 0 2 0 4 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1406/3390 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 183685613 t fired, 13715769 attempts, .
65 EF FNDP 805/2789 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 116555197 t fired, 16134557 attempts, .
66 EF STEQ 1604/3588 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 1616 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 0 2 0 4 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1411/3390 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 184530621 t fired, 13778941 attempts, .
65 EF FNDP 810/2789 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 117393366 t fired, 16250393 attempts, .
66 EF STEQ 1609/3588 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 1621 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 0 2 0 4 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1416/3390 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 185374791 t fired, 13841927 attempts, .
65 EF FNDP 815/2789 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 118227555 t fired, 16365763 attempts, .
66 EF STEQ 1614/3588 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 1626 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 0 2 0 4 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1421/3390 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 186218109 t fired, 13904801 attempts, .
65 EF FNDP 820/2789 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 119064184 t fired, 16481271 attempts, .
66 EF STEQ 1619/3588 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 1631 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 0 2 0 4 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1426/3390 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 187058244 t fired, 13967544 attempts, .
65 EF FNDP 825/2789 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 119900775 t fired, 16597284 attempts, .
66 EF STEQ 1624/3588 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 1636 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 0 2 0 4 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1431/3390 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 187898330 t fired, 14030179 attempts, .
65 EF FNDP 830/2789 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 120738323 t fired, 16713144 attempts, .
66 EF STEQ 1629/3588 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 1641 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 0 2 0 4 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1436/3390 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 188738626 t fired, 14092920 attempts, .
65 EF FNDP 835/2789 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 121576097 t fired, 16829238 attempts, .
66 EF STEQ 1634/3588 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 1646 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 0 2 0 4 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1441/3390 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 189581746 t fired, 14155948 attempts, .
65 EF FNDP 840/2789 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 122408805 t fired, 16944553 attempts, .
66 EF STEQ 1639/3588 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 1651 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 0 2 0 4 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1446/3390 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 190419044 t fired, 14218485 attempts, .
65 EF FNDP 845/2789 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 123250102 t fired, 17060669 attempts, .
66 EF STEQ 1644/3588 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 1656 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 0 2 0 4 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1451/3390 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 191249688 t fired, 14280459 attempts, .
65 EF FNDP 850/2789 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 124090889 t fired, 17176930 attempts, .
66 EF STEQ 1649/3588 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 1661 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 0 2 0 4 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1456/3390 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 192084559 t fired, 14342752 attempts, .
65 EF FNDP 855/2789 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 124930912 t fired, 17293168 attempts, .
66 EF STEQ 1654/3588 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 1666 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 0 2 0 4 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1461/3390 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 192911100 t fired, 14404507 attempts, .
65 EF FNDP 860/2789 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 125771377 t fired, 17409743 attempts, .
66 EF STEQ 1659/3588 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 1671 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 0 2 0 4 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1466/3390 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 193670329 t fired, 14461260 attempts, .
65 EF FNDP 865/2789 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 126532116 t fired, 17515276 attempts, .
66 EF STEQ 1664/3588 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 1676 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 0 2 0 4 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1471/3390 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 194468468 t fired, 14520866 attempts, .
65 EF FNDP 870/2789 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 127319616 t fired, 17624148 attempts, .
66 EF STEQ 1669/3588 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 1681 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 0 2 0 4 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1476/3390 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 195308692 t fired, 14583605 attempts, .
65 EF FNDP 875/2789 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 128141690 t fired, 17738110 attempts, .
66 EF STEQ 1674/3588 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 1686 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 0 2 0 4 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1481/3390 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 195946863 t fired, 14631281 attempts, .
65 EF FNDP 880/2789 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 128915794 t fired, 17845152 attempts, .
66 EF STEQ 1679/3588 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 1691 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 0 2 0 4 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1486/3390 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 196322407 t fired, 14659314 attempts, .
65 EF FNDP 885/2789 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 129667184 t fired, 17949230 attempts, .
66 EF STEQ 1684/3588 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 1696 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 0 2 0 4 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1491/3390 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 196918768 t fired, 14703866 attempts, .
65 EF FNDP 890/2789 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 130497722 t fired, 18064259 attempts, .
66 EF STEQ 1689/3588 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 1701 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 0 2 0 4 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1496/3390 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 197758812 t fired, 14766574 attempts, .
65 EF FNDP 895/2789 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 131339142 t fired, 18180807 attempts, .
66 EF STEQ 1694/3588 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 1706 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 0 2 0 4 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1501/3390 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 198598865 t fired, 14829334 attempts, .
65 EF FNDP 900/2789 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 132180471 t fired, 18297295 attempts, .
66 EF STEQ 1699/3588 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 1711 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 0 2 0 4 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1506/3390 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 199438845 t fired, 14892148 attempts, .
65 EF FNDP 905/2789 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 133022054 t fired, 18413772 attempts, .
66 EF STEQ 1704/3588 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 1716 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 0 2 0 4 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1511/3390 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 200278291 t fired, 14954895 attempts, .
65 EF FNDP 910/2789 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 133861125 t fired, 18529521 attempts, .
66 EF STEQ 1709/3588 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 1721 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 0 2 0 4 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1516/3390 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 201117010 t fired, 15017481 attempts, .
65 EF FNDP 915/2789 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 134700126 t fired, 18645555 attempts, .
66 EF STEQ 1714/3588 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 1726 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 0 2 0 4 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1521/3390 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 201955692 t fired, 15080041 attempts, .
65 EF FNDP 920/2789 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 135539338 t fired, 18761733 attempts, .
66 EF STEQ 1719/3588 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 1731 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 0 2 0 4 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1526/3390 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 202791150 t fired, 15142422 attempts, .
65 EF FNDP 925/2789 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 136379130 t fired, 18878192 attempts, .
66 EF STEQ 1724/3588 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 1736 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 0 2 0 4 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1531/3390 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 203624053 t fired, 15204637 attempts, .
65 EF FNDP 930/2789 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 137219038 t fired, 18994361 attempts, .
66 EF STEQ 1729/3588 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 1741 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 0 2 0 4 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1536/3390 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 204462324 t fired, 15267246 attempts, .
65 EF FNDP 935/2789 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 138061287 t fired, 19110947 attempts, .
66 EF STEQ 1734/3588 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 1746 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 0 2 0 4 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1541/3390 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 205301362 t fired, 15329859 attempts, .
65 EF FNDP 940/2789 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 138902871 t fired, 19227505 attempts, .
66 EF STEQ 1739/3588 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 1751 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 0 2 0 4 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1546/3390 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 206141984 t fired, 15392739 attempts, .
65 EF FNDP 945/2789 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 139745149 t fired, 19344202 attempts, .
66 EF STEQ 1744/3588 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 1756 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 0 2 0 4 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1551/3390 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 206982135 t fired, 15455475 attempts, .
65 EF FNDP 950/2789 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 140586886 t fired, 19461002 attempts, .
66 EF STEQ 1749/3588 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 1761 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 0 2 0 4 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1556/3390 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 207821484 t fired, 15518179 attempts, .
65 EF FNDP 955/2789 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 141428074 t fired, 19577528 attempts, .
66 EF STEQ 1754/3588 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 1766 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 0 2 0 4 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1561/3390 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 208662180 t fired, 15580960 attempts, .
65 EF FNDP 960/2789 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 142268979 t fired, 19693887 attempts, .
66 EF STEQ 1759/3588 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 1771 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 0 2 0 4 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1566/3390 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 209485617 t fired, 15642484 attempts, .
65 EF FNDP 965/2789 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 143103616 t fired, 19809515 attempts, .
66 EF STEQ 1764/3588 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 1776 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 0 2 0 4 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1571/3390 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 210326748 t fired, 15705238 attempts, .
65 EF FNDP 970/2789 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 143945397 t fired, 19926127 attempts, .
66 EF STEQ 1769/3588 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 1781 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 0 2 0 4 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1576/3390 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 211167192 t fired, 15767946 attempts, .
65 EF FNDP 975/2789 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 144786746 t fired, 20042585 attempts, .
66 EF STEQ 1774/3588 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 1786 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 0 2 0 4 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1581/3390 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 212008963 t fired, 15830926 attempts, .
65 EF FNDP 980/2789 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 145628486 t fired, 20158767 attempts, .
66 EF STEQ 1779/3588 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 1791 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 0 2 0 4 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1586/3390 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 212850050 t fired, 15893662 attempts, .
65 EF FNDP 985/2789 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 146469299 t fired, 20274884 attempts, .
66 EF STEQ 1784/3588 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 1796 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 0 2 0 4 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1591/3390 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 213692228 t fired, 15956639 attempts, .
65 EF FNDP 990/2789 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 147311209 t fired, 20391660 attempts, .
66 EF STEQ 1789/3588 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 1801 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 0 2 0 4 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1596/3390 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 214534163 t fired, 16019472 attempts, .
65 EF FNDP 995/2789 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 148152671 t fired, 20508158 attempts, .
66 EF STEQ 1794/3588 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 1806 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 0 2 0 4 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1601/3390 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 215375937 t fired, 16082346 attempts, .
65 EF FNDP 1000/2789 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 148993811 t fired, 20624636 attempts, .
66 EF STEQ 1799/3588 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 1811 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 0 2 0 4 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1606/3390 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 216211864 t fired, 16144810 attempts, .
65 EF FNDP 1005/2789 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 149834561 t fired, 20741063 attempts, .
66 EF STEQ 1804/3588 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 1816 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 0 2 0 4 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1611/3390 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 217037951 t fired, 16206526 attempts, .
65 EF FNDP 1010/2789 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 150675814 t fired, 20857359 attempts, .
66 EF STEQ 1809/3588 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 1821 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 0 2 0 4 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1616/3390 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 217879902 t fired, 16269390 attempts, .
65 EF FNDP 1015/2789 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 151517655 t fired, 20973567 attempts, .
66 EF STEQ 1814/3588 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 1826 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 0 2 0 4 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1621/3390 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 218715904 t fired, 16331856 attempts, .
65 EF FNDP 1020/2789 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 152359155 t fired, 21090037 attempts, .
66 EF STEQ 1819/3588 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 1831 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 0 2 0 4 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1626/3390 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 219540730 t fired, 16393562 attempts, .
65 EF FNDP 1025/2789 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 153201172 t fired, 21206508 attempts, .
66 EF STEQ 1824/3588 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 1836 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 0 2 0 4 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1631/3390 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 220118970 t fired, 16436770 attempts, .
65 EF FNDP 1030/2789 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 153648159 t fired, 21268420 attempts, .
66 EF STEQ 1829/3588 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 1841 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 0 2 0 4 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1636/3390 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 220577668 t fired, 16471025 attempts, .
65 EF FNDP 1035/2789 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 154093564 t fired, 21330008 attempts, .
66 EF STEQ 1834/3588 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 1846 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 0 2 0 4 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1641/3390 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 221381913 t fired, 16531121 attempts, .
65 EF FNDP 1040/2789 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 154732816 t fired, 21418279 attempts, .
66 EF STEQ 1839/3588 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 1851 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 0 2 0 4 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1646/3390 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 222180201 t fired, 16590710 attempts, .
65 EF FNDP 1045/2789 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 155368063 t fired, 21506123 attempts, .
66 EF STEQ 1844/3588 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 1856 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 0 2 0 4 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1651/3390 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 222987211 t fired, 16651000 attempts, .
65 EF FNDP 1050/2789 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 156017549 t fired, 21596202 attempts, .
66 EF STEQ 1849/3588 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 1861 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 0 2 0 4 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1656/3390 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 223790479 t fired, 16710875 attempts, .
65 EF FNDP 1055/2789 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 156743757 t fired, 21696671 attempts, .
66 EF STEQ 1854/3588 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 1866 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 0 2 0 4 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1661/3390 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 224229256 t fired, 16743615 attempts, .
65 EF FNDP 1060/2789 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 157140915 t fired, 21751566 attempts, .
66 EF STEQ 1859/3588 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 1871 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 0 2 0 4 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1666/3390 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 224671653 t fired, 16776658 attempts, .
65 EF FNDP 1065/2789 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 157557931 t fired, 21808994 attempts, .
66 EF STEQ 1864/3588 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 1876 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 0 2 0 4 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1671/3390 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 225107215 t fired, 16809244 attempts, .
65 EF FNDP 1070/2789 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 157914805 t fired, 21858504 attempts, .
66 EF STEQ 1869/3588 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 1881 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 0 2 0 4 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1676/3390 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 225572577 t fired, 16843967 attempts, .
65 EF FNDP 1075/2789 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 158315443 t fired, 21913908 attempts, .
66 EF STEQ 1874/3588 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 1886 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 0 2 0 4 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1681/3390 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 226179801 t fired, 16889301 attempts, .
65 EF FNDP 1080/2789 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 158866804 t fired, 21990165 attempts, .
66 EF STEQ 1879/3588 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 1891 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 0 2 0 4 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1686/3390 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 226912250 t fired, 16944078 attempts, .
65 EF FNDP 1085/2789 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 159412249 t fired, 22065502 attempts, .
66 EF STEQ 1884/3588 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 1896 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 0 2 0 4 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1691/3390 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 227362299 t fired, 16977684 attempts, .
65 EF FNDP 1090/2789 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 159822961 t fired, 22122231 attempts, .
66 EF STEQ 1889/3588 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 sara is running.
Time elapsed: 1901 secs. Pages in use: 32
# running tasks: 3 of 4 Visible: 16
lola: FINISHED task # 66 (type SKEL/EQUN) for SieveSingleMsgMbox-PT-d1m36-CTLFireability-13
lola: result : true
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 0 1 0 5 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1696/3390 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 227955056 t fired, 17021959 attempts, .
65 EF FNDP 1095/2789 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 160382587 t fired, 22199739 attempts, .
Time elapsed: 1906 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 0 1 0 5 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1701/3390 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 228389369 t fired, 17054423 attempts, .
65 EF FNDP 1100/2789 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 160815992 t fired, 22259646 attempts, .
Time elapsed: 1911 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 0 1 0 5 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1706/3390 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 228845713 t fired, 17088550 attempts, .
65 EF FNDP 1105/2789 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 161264851 t fired, 22321629 attempts, .
Time elapsed: 1916 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 0 1 0 5 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1711/3390 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 229630923 t fired, 17147273 attempts, .
65 EF FNDP 1110/2789 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 162061015 t fired, 22432023 attempts, .
Time elapsed: 1921 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 0 1 0 5 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1716/3390 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 230446403 t fired, 17208143 attempts, .
65 EF FNDP 1115/2789 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 162815716 t fired, 22536360 attempts, .
Time elapsed: 1926 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 0 1 0 5 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1721/3390 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 231289047 t fired, 17270968 attempts, .
65 EF FNDP 1120/2789 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 163651297 t fired, 22652001 attempts, .
Time elapsed: 1931 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 0 1 0 5 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1726/3390 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 232111419 t fired, 17332416 attempts, .
65 EF FNDP 1125/2789 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 164451027 t fired, 22762770 attempts, .
Time elapsed: 1936 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 0 1 0 5 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1731/3390 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 232918962 t fired, 17392734 attempts, .
65 EF FNDP 1130/2789 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 165244041 t fired, 22872838 attempts, .
Time elapsed: 1941 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 0 1 0 5 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1736/3390 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 233736470 t fired, 17453768 attempts, .
65 EF FNDP 1135/2789 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 165985247 t fired, 22975369 attempts, .
Time elapsed: 1946 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 0 1 0 5 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1741/3390 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 234567129 t fired, 17515836 attempts, .
65 EF FNDP 1140/2789 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 166748039 t fired, 23080805 attempts, .
Time elapsed: 1951 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 0 1 0 5 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1746/3390 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 235410677 t fired, 17578815 attempts, .
65 EF FNDP 1145/2789 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 167588171 t fired, 23196860 attempts, .
Time elapsed: 1956 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 0 1 0 5 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1751/3390 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 236254925 t fired, 17641816 attempts, .
65 EF FNDP 1150/2789 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 168426890 t fired, 23312917 attempts, .
Time elapsed: 1961 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 0 1 0 5 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1756/3390 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 237099490 t fired, 17704755 attempts, .
65 EF FNDP 1155/2789 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 169266489 t fired, 23429516 attempts, .
Time elapsed: 1966 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 0 1 0 5 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1761/3390 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 237944285 t fired, 17767823 attempts, .
65 EF FNDP 1160/2789 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 170105596 t fired, 23545764 attempts, .
Time elapsed: 1971 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 0 1 0 5 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1766/3390 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 238787161 t fired, 17830750 attempts, .
65 EF FNDP 1165/2789 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 170944991 t fired, 23662213 attempts, .
Time elapsed: 1976 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 0 1 0 5 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1771/3390 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 239629960 t fired, 17893665 attempts, .
65 EF FNDP 1170/2789 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 171783489 t fired, 23778198 attempts, .
Time elapsed: 1981 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 0 1 0 5 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1776/3390 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 240440114 t fired, 17954181 attempts, .
65 EF FNDP 1175/2789 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 172530339 t fired, 23881314 attempts, .
Time elapsed: 1986 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 0 1 0 5 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1781/3390 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 241248266 t fired, 18014434 attempts, .
65 EF FNDP 1180/2789 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 173329605 t fired, 23991989 attempts, .
Time elapsed: 1991 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 0 1 0 5 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1786/3390 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 241985725 t fired, 18069535 attempts, .
65 EF FNDP 1185/2789 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 174087384 t fired, 24096809 attempts, .
Time elapsed: 1996 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 0 1 0 5 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1791/3390 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 242739837 t fired, 18125836 attempts, .
65 EF FNDP 1190/2789 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 174848074 t fired, 24201833 attempts, .
Time elapsed: 2001 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 0 1 0 5 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1796/3390 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 243536246 t fired, 18185323 attempts, .
65 EF FNDP 1195/2789 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 175648237 t fired, 24312332 attempts, .
Time elapsed: 2006 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 0 1 0 5 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1801/3390 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 244280455 t fired, 18240938 attempts, .
65 EF FNDP 1200/2789 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 176404146 t fired, 24417194 attempts, .
Time elapsed: 2011 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 0 1 0 5 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1806/3390 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 245028858 t fired, 18296909 attempts, .
65 EF FNDP 1205/2789 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 177149737 t fired, 24520408 attempts, .
Time elapsed: 2016 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 0 1 0 5 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1811/3390 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 245857093 t fired, 18358778 attempts, .
65 EF FNDP 1210/2789 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 177936297 t fired, 24629508 attempts, .
Time elapsed: 2021 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 0 1 0 5 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1816/3390 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 246693099 t fired, 18421294 attempts, .
65 EF FNDP 1215/2789 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 178767514 t fired, 24744727 attempts, .
Time elapsed: 2026 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 0 1 0 5 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1821/3390 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 247455317 t fired, 18478253 attempts, .
65 EF FNDP 1220/2789 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 179524686 t fired, 24849452 attempts, .
Time elapsed: 2031 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 0 1 0 5 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1826/3390 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 248244143 t fired, 18537214 attempts, .
65 EF FNDP 1225/2789 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 180308959 t fired, 24957736 attempts, .
Time elapsed: 2036 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 0 1 0 5 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1831/3390 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 249060853 t fired, 18598199 attempts, .
65 EF FNDP 1230/2789 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 181122200 t fired, 25070486 attempts, .
Time elapsed: 2041 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 0 1 0 5 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1836/3390 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 249831683 t fired, 18655743 attempts, .
65 EF FNDP 1235/2789 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 181806152 t fired, 25164945 attempts, .
Time elapsed: 2046 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 0 1 0 5 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1841/3390 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 250628294 t fired, 18715242 attempts, .
65 EF FNDP 1240/2789 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 182597396 t fired, 25274552 attempts, .
Time elapsed: 2051 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 0 1 0 5 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1846/3390 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 251430132 t fired, 18775151 attempts, .
65 EF FNDP 1245/2789 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 183393392 t fired, 25384734 attempts, .
Time elapsed: 2056 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 0 1 0 5 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1851/3390 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 252226927 t fired, 18834691 attempts, .
65 EF FNDP 1250/2789 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 184186874 t fired, 25494542 attempts, .
Time elapsed: 2061 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 0 1 0 5 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1856/3390 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 252985617 t fired, 18891346 attempts, .
65 EF FNDP 1255/2789 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 184941204 t fired, 25598823 attempts, .
Time elapsed: 2066 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 0 1 0 5 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1861/3390 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 253764500 t fired, 18949528 attempts, .
65 EF FNDP 1260/2789 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 185713875 t fired, 25706068 attempts, .
Time elapsed: 2071 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 0 1 0 5 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1866/3390 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 254570986 t fired, 19009776 attempts, .
65 EF FNDP 1265/2789 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 186469143 t fired, 25810645 attempts, .
Time elapsed: 2076 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 0 1 0 5 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1871/3390 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 255295669 t fired, 19063936 attempts, .
65 EF FNDP 1270/2789 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 187206035 t fired, 25913096 attempts, .
Time elapsed: 2081 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 0 1 0 5 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1876/3390 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 256045389 t fired, 19119862 attempts, .
65 EF FNDP 1275/2789 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 187981443 t fired, 26020573 attempts, .
Time elapsed: 2086 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 0 1 0 5 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1881/3390 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 256823817 t fired, 19178069 attempts, .
65 EF FNDP 1280/2789 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 188779986 t fired, 26131190 attempts, .
Time elapsed: 2091 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 0 1 0 5 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1886/3390 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 257591201 t fired, 19235379 attempts, .
65 EF FNDP 1285/2789 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 189548904 t fired, 26237539 attempts, .
Time elapsed: 2096 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 0 1 0 5 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1891/3390 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 258334141 t fired, 19290819 attempts, .
65 EF FNDP 1290/2789 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 190322913 t fired, 26344581 attempts, .
Time elapsed: 2101 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 0 1 0 5 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1896/3390 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 259087609 t fired, 19347071 attempts, .
65 EF FNDP 1295/2789 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 191067710 t fired, 26447716 attempts, .
Time elapsed: 2106 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 0 1 0 5 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1901/3390 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 259884914 t fired, 19406623 attempts, .
65 EF FNDP 1300/2789 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 191858775 t fired, 26557132 attempts, .
Time elapsed: 2111 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 0 1 0 5 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1906/3390 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 260691907 t fired, 19466903 attempts, .
65 EF FNDP 1305/2789 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 192662089 t fired, 26668327 attempts, .
Time elapsed: 2116 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 0 1 0 5 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1911/3390 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 261492288 t fired, 19526682 attempts, .
65 EF FNDP 1310/2789 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 193456609 t fired, 26778301 attempts, .
Time elapsed: 2121 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 0 1 0 5 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1916/3390 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 262329426 t fired, 19589237 attempts, .
65 EF FNDP 1315/2789 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 194288456 t fired, 26893351 attempts, .
Time elapsed: 2126 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 0 1 0 5 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1921/3390 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 263054249 t fired, 19643381 attempts, .
65 EF FNDP 1320/2789 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 195012965 t fired, 26993691 attempts, .
Time elapsed: 2131 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 0 1 0 5 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1926/3390 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 263807128 t fired, 19699618 attempts, .
65 EF FNDP 1325/2789 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 195765619 t fired, 27097758 attempts, .
Time elapsed: 2136 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 0 1 0 5 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1931/3390 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 264598797 t fired, 19758667 attempts, .
65 EF FNDP 1330/2789 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 196555897 t fired, 27207051 attempts, .
Time elapsed: 2141 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 0 1 0 5 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1936/3390 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 265398118 t fired, 19818286 attempts, .
65 EF FNDP 1335/2789 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 197354084 t fired, 27317439 attempts, .
Time elapsed: 2146 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 0 1 0 5 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1941/3390 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 266232869 t fired, 19880631 attempts, .
65 EF FNDP 1340/2789 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 198189492 t fired, 27433038 attempts, .
Time elapsed: 2151 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 0 1 0 5 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1946/3390 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 267071612 t fired, 19943315 attempts, .
65 EF FNDP 1345/2789 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 199026783 t fired, 27548998 attempts, .
Time elapsed: 2156 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 0 1 0 5 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1951/3390 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 267908325 t fired, 20005705 attempts, .
65 EF FNDP 1350/2789 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 199864383 t fired, 27665049 attempts, .
Time elapsed: 2161 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 0 1 0 5 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1956/3390 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 268742831 t fired, 20067997 attempts, .
65 EF FNDP 1355/2789 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 200701231 t fired, 27780799 attempts, .
Time elapsed: 2166 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 0 1 0 5 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1961/3390 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 269582209 t fired, 20130685 attempts, .
65 EF FNDP 1360/2789 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 201539492 t fired, 27896961 attempts, .
Time elapsed: 2171 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 0 1 0 5 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1966/3390 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 270419822 t fired, 20193369 attempts, .
65 EF FNDP 1365/2789 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 202376358 t fired, 28013109 attempts, .
Time elapsed: 2176 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 0 1 0 5 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1971/3390 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 271258589 t fired, 20256019 attempts, .
65 EF FNDP 1370/2789 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 203212371 t fired, 28128936 attempts, .
Time elapsed: 2181 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 0 1 0 5 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1976/3390 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 272046303 t fired, 20314852 attempts, .
65 EF FNDP 1375/2789 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 203998197 t fired, 28237552 attempts, .
Time elapsed: 2186 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 0 1 0 5 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1981/3390 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 272831307 t fired, 20373456 attempts, .
65 EF FNDP 1380/2789 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 204785730 t fired, 28346410 attempts, .
Time elapsed: 2191 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 0 1 0 5 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1986/3390 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 273635009 t fired, 20433438 attempts, .
65 EF FNDP 1385/2789 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 205589520 t fired, 28457849 attempts, .
Time elapsed: 2196 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 0 1 0 5 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1991/3390 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 274469625 t fired, 20495743 attempts, .
65 EF FNDP 1390/2789 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 206418315 t fired, 28572578 attempts, .
Time elapsed: 2201 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 0 1 0 5 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 1996/3390 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 275307366 t fired, 20558330 attempts, .
65 EF FNDP 1395/2789 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 207252850 t fired, 28688343 attempts, .
Time elapsed: 2206 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 0 1 0 5 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 2001/3390 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 276147063 t fired, 20621151 attempts, .
65 EF FNDP 1400/2789 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 208084237 t fired, 28803486 attempts, .
Time elapsed: 2211 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 0 1 0 5 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 2006/3390 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 276987146 t fired, 20683958 attempts, .
65 EF FNDP 1405/2789 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 208914722 t fired, 28918292 attempts, .
Time elapsed: 2216 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 0 1 0 5 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 2011/3390 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 277804767 t fired, 20745004 attempts, .
65 EF FNDP 1410/2789 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 209724219 t fired, 29030226 attempts, .
Time elapsed: 2221 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 0 1 0 5 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 2016/3390 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 278569807 t fired, 20802179 attempts, .
65 EF FNDP 1415/2789 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 210473721 t fired, 29134045 attempts, .
Time elapsed: 2226 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 0 1 0 5 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 2021/3390 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 279332922 t fired, 20859108 attempts, .
65 EF FNDP 1420/2789 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 211230197 t fired, 29239068 attempts, .
Time elapsed: 2231 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 0 1 0 5 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 2026/3390 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 280174535 t fired, 20921961 attempts, .
65 EF FNDP 1425/2789 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 212063839 t fired, 29354728 attempts, .
Time elapsed: 2236 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 0 1 0 5 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 2031/3390 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 281015832 t fired, 20984775 attempts, .
65 EF FNDP 1430/2789 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 212893038 t fired, 29469785 attempts, .
Time elapsed: 2241 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 0 1 0 5 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 2036/3390 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 281857463 t fired, 21047614 attempts, .
65 EF FNDP 1435/2789 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 213726649 t fired, 29585234 attempts, .
Time elapsed: 2246 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 0 1 0 5 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 2041/3390 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 282698600 t fired, 21110388 attempts, .
65 EF FNDP 1440/2789 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 214560127 t fired, 29700642 attempts, .
Time elapsed: 2251 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 0 1 0 5 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 2046/3390 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 283539066 t fired, 21173130 attempts, .
65 EF FNDP 1445/2789 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 215391559 t fired, 29815783 attempts, .
Time elapsed: 2256 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 0 1 0 5 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 2051/3390 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 284380279 t fired, 21235846 attempts, .
65 EF FNDP 1450/2789 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 216224850 t fired, 29931187 attempts, .
Time elapsed: 2261 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 0 1 0 5 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 2056/3390 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 285222117 t fired, 21298746 attempts, .
65 EF FNDP 1455/2789 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 217058256 t fired, 30046707 attempts, .
Time elapsed: 2266 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 0 1 0 5 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 2061/3390 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 286064077 t fired, 21361690 attempts, .
65 EF FNDP 1460/2789 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 217892936 t fired, 30162432 attempts, .
Time elapsed: 2271 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 0 1 0 5 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 2066/3390 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 286904503 t fired, 21424431 attempts, .
65 EF FNDP 1465/2789 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 218726008 t fired, 30277753 attempts, .
Time elapsed: 2276 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 0 1 0 5 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 2071/3390 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 287745649 t fired, 21487178 attempts, .
65 EF FNDP 1470/2789 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 219556380 t fired, 30392794 attempts, .
Time elapsed: 2281 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 0 1 0 5 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 2076/3390 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 288580461 t fired, 21549479 attempts, .
65 EF FNDP 1475/2789 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 220389872 t fired, 30508215 attempts, .
Time elapsed: 2286 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 0 1 0 5 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 2081/3390 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 289415813 t fired, 21611840 attempts, .
65 EF FNDP 1480/2789 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 221220916 t fired, 30623218 attempts, .
Time elapsed: 2291 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 0 1 0 5 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 2086/3390 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 290253432 t fired, 21674372 attempts, .
65 EF FNDP 1485/2789 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 222055336 t fired, 30738790 attempts, .
Time elapsed: 2296 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 0 1 0 5 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 2091/3390 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 291092205 t fired, 21737054 attempts, .
65 EF FNDP 1490/2789 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 222889794 t fired, 30854335 attempts, .
Time elapsed: 2301 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 0 1 0 5 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 2096/3390 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 291928673 t fired, 21799463 attempts, .
65 EF FNDP 1495/2789 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 223725656 t fired, 30970261 attempts, .
Time elapsed: 2306 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 0 1 0 5 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 2101/3390 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 292767441 t fired, 21862112 attempts, .
65 EF FNDP 1500/2789 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 224561526 t fired, 31085772 attempts, .
Time elapsed: 2311 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 0 1 0 5 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 2106/3390 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 293603732 t fired, 21924557 attempts, .
65 EF FNDP 1505/2789 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 225397906 t fired, 31201599 attempts, .
Time elapsed: 2316 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 0 1 0 5 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 2111/3390 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 294438627 t fired, 21987021 attempts, .
65 EF FNDP 1510/2789 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 226233142 t fired, 31317325 attempts, .
Time elapsed: 2321 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 0 1 0 5 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 2116/3390 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 295276930 t fired, 22049582 attempts, .
65 EF FNDP 1515/2789 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 227069356 t fired, 31433097 attempts, .
Time elapsed: 2326 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 0 1 0 5 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 2121/3390 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 296047126 t fired, 22107020 attempts, .
65 EF FNDP 1520/2789 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 227840841 t fired, 31539879 attempts, .
Time elapsed: 2331 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SieveSingleMsgMbox-PT-d1m36-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
SieveSingleMsgMbox-PT-d1m36-CTLFireability-12: EF 0 0 1 0 5 0 1 1
SieveSingleMsgMbox-PT-d1m36-CTLFireability-13: EF 0 0 1 0 5 0 2 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
57 EF FNDP 2126/3390 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-12 296802121 t fired, 22163389 attempts, .
65 EF FNDP 1525/2789 0/5 SieveSingleMsgMbox-PT-d1m36-CTLFireability-13 228596191 t fired, 31644622 attempts, .
Time elapsed: 2336 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SieveSingleMsgMbox-PT-d1m36-CTLFireability-00: INITIAL true preprocessing
SieveSingleMsgMbox-PT-d1m36-CTLFireability-01: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-02: AG false state space
SieveSingleMsgMbox-PT-d1m36-CTLFireability-03: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-05: CTL true CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-06: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-07: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-09: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-10: CTL false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-11: CONJ false CTL model checker
SieveSingleMsgMbox-PT-d1m36-CTLFireability-14: CTL false CTL model checker
========== file over 1MB has been truncated ======
retrieve it from the run archives if needed
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="SieveSingleMsgMbox-PT-d1m36"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lola"
echo " Input is SieveSingleMsgMbox-PT-d1m36, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r422-tajo-167905976000426"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/SieveSingleMsgMbox-PT-d1m36.tgz
mv SieveSingleMsgMbox-PT-d1m36 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;