Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r391-oct2-167903715400554.qcow2', fmt=qcow2 cluster_size=65536 extended_l2=off compression_type=zlib size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 backing_fmt=qcow2 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is ShieldPPPt-PT-002B, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r391-oct2-167903715400554
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 560K
-rw-r--r-- 1 mcc users 7.1K Feb 25 20:48 CTLCardinality.txt
-rw-r--r-- 1 mcc users 75K Feb 25 20:48 CTLCardinality.xml
-rw-r--r-- 1 mcc users 6.4K Feb 25 20:48 CTLFireability.txt
-rw-r--r-- 1 mcc users 63K Feb 25 20:48 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:41 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.6K Jan 29 11:41 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.6K Feb 25 16:59 LTLCardinality.txt
-rw-r--r-- 1 mcc users 26K Feb 25 16:59 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.2K Feb 25 16:59 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Feb 25 16:59 LTLFireability.xml
-rw-r--r-- 1 mcc users 15K Feb 25 20:49 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 167K Feb 25 20:49 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 8.4K Feb 25 20:49 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 75K Feb 25 20:49 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Feb 25 16:59 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Feb 25 16:59 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 equiv_col
-rw-r--r-- 1 mcc users 5 Mar 5 18:23 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 iscolored
-rw-r--r-- 1 mcc users 37K Mar 5 18:23 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME ShieldPPPt-PT-002B-CTLFireability-00
FORMULA_NAME ShieldPPPt-PT-002B-CTLFireability-01
FORMULA_NAME ShieldPPPt-PT-002B-CTLFireability-02
FORMULA_NAME ShieldPPPt-PT-002B-CTLFireability-03
FORMULA_NAME ShieldPPPt-PT-002B-CTLFireability-04
FORMULA_NAME ShieldPPPt-PT-002B-CTLFireability-05
FORMULA_NAME ShieldPPPt-PT-002B-CTLFireability-06
FORMULA_NAME ShieldPPPt-PT-002B-CTLFireability-07
FORMULA_NAME ShieldPPPt-PT-002B-CTLFireability-08
FORMULA_NAME ShieldPPPt-PT-002B-CTLFireability-09
FORMULA_NAME ShieldPPPt-PT-002B-CTLFireability-10
FORMULA_NAME ShieldPPPt-PT-002B-CTLFireability-11
FORMULA_NAME ShieldPPPt-PT-002B-CTLFireability-12
FORMULA_NAME ShieldPPPt-PT-002B-CTLFireability-13
FORMULA_NAME ShieldPPPt-PT-002B-CTLFireability-14
FORMULA_NAME ShieldPPPt-PT-002B-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1679278296991

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=ShieldPPPt-PT-002B
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-20 02:11:40] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-20 02:11:40] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-20 02:11:40] [INFO ] Load time of PNML (sax parser for PT used): 46 ms
[2023-03-20 02:11:40] [INFO ] Transformed 159 places.
[2023-03-20 02:11:40] [INFO ] Transformed 145 transitions.
[2023-03-20 02:11:40] [INFO ] Found NUPN structural information;
[2023-03-20 02:11:40] [INFO ] Parsed PT model containing 159 places and 145 transitions and 362 arcs in 223 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 22 ms.
Support contains 110 out of 159 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 159/159 places, 145/145 transitions.
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 1 place count 158 transition count 144
Iterating global reduction 0 with 1 rules applied. Total rules applied 2 place count 158 transition count 144
Applied a total of 2 rules in 23 ms. Remains 158 /159 variables (removed 1) and now considering 144/145 (removed 1) transitions.
// Phase 1: matrix 144 rows 158 cols
[2023-03-20 02:11:40] [INFO ] Computed 23 place invariants in 13 ms
[2023-03-20 02:11:41] [INFO ] Implicit Places using invariants in 687 ms returned []
[2023-03-20 02:11:41] [INFO ] Invariant cache hit.
[2023-03-20 02:11:41] [INFO ] Implicit Places using invariants and state equation in 284 ms returned []
Implicit Place search using SMT with State Equation took 1007 ms to find 0 implicit places.
[2023-03-20 02:11:41] [INFO ] Invariant cache hit.
[2023-03-20 02:11:41] [INFO ] Dead Transitions using invariants and state equation in 167 ms found 0 transitions.
Starting structural reductions in LTL mode, iteration 1 : 158/159 places, 144/145 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1211 ms. Remains : 158/159 places, 144/145 transitions.
Support contains 110 out of 158 places after structural reductions.
[2023-03-20 02:11:41] [INFO ] Flatten gal took : 26 ms
[2023-03-20 02:11:41] [INFO ] Flatten gal took : 15 ms
[2023-03-20 02:11:41] [INFO ] Input system was already deterministic with 144 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 414 ms. (steps per millisecond=24 ) properties (out of 99) seen :93
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 31 ms. (steps per millisecond=322 ) properties (out of 6) seen :1
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 35 ms. (steps per millisecond=285 ) properties (out of 5) seen :1
Incomplete Best-First random walk after 10000 steps, including 2 resets, run finished after 43 ms. (steps per millisecond=232 ) properties (out of 4) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 40 ms. (steps per millisecond=250 ) properties (out of 4) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 37 ms. (steps per millisecond=270 ) properties (out of 4) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 22 ms. (steps per millisecond=454 ) properties (out of 4) seen :1
Running SMT prover for 3 properties.
[2023-03-20 02:11:42] [INFO ] Invariant cache hit.
[2023-03-20 02:11:42] [INFO ] [Real]Absence check using 23 positive place invariants in 5 ms returned sat
[2023-03-20 02:11:42] [INFO ] After 107ms SMT Verify possible using all constraints in real domain returned unsat :2 sat :0 real:1
[2023-03-20 02:11:42] [INFO ] [Nat]Absence check using 23 positive place invariants in 6 ms returned sat
[2023-03-20 02:11:42] [INFO ] After 47ms SMT Verify possible using state equation in natural domain returned unsat :2 sat :1
[2023-03-20 02:11:42] [INFO ] Deduced a trap composed of 12 places in 72 ms of which 5 ms to minimize.
[2023-03-20 02:11:42] [INFO ] Deduced a trap composed of 18 places in 46 ms of which 0 ms to minimize.
[2023-03-20 02:11:42] [INFO ] Deduced a trap composed of 20 places in 37 ms of which 0 ms to minimize.
[2023-03-20 02:11:42] [INFO ] Deduced a trap composed of 15 places in 37 ms of which 0 ms to minimize.
[2023-03-20 02:11:43] [INFO ] Deduced a trap composed of 18 places in 82 ms of which 1 ms to minimize.
[2023-03-20 02:11:43] [INFO ] Deduced a trap composed of 21 places in 36 ms of which 0 ms to minimize.
[2023-03-20 02:11:43] [INFO ] Deduced a trap composed of 24 places in 43 ms of which 1 ms to minimize.
[2023-03-20 02:11:43] [INFO ] Deduced a trap composed of 21 places in 38 ms of which 1 ms to minimize.
[2023-03-20 02:11:43] [INFO ] Deduced a trap composed of 24 places in 42 ms of which 0 ms to minimize.
[2023-03-20 02:11:43] [INFO ] Deduced a trap composed of 17 places in 57 ms of which 0 ms to minimize.
[2023-03-20 02:11:43] [INFO ] Trap strengthening (SAT) tested/added 11/10 trap constraints in 569 ms
[2023-03-20 02:11:43] [INFO ] After 623ms SMT Verify possible using trap constraints in natural domain returned unsat :2 sat :1
Attempting to minimize the solution found.
Minimization took 7 ms.
[2023-03-20 02:11:43] [INFO ] After 687ms SMT Verify possible using all constraints in natural domain returned unsat :2 sat :1
Fused 3 Parikh solutions to 1 different solutions.
Parikh walk visited 0 properties in 2 ms.
Support contains 2 out of 158 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 158/158 places, 144/144 transitions.
Drop transitions removed 38 transitions
Trivial Post-agglo rules discarded 38 transitions
Performed 38 trivial Post agglomeration. Transition count delta: 38
Iterating post reduction 0 with 38 rules applied. Total rules applied 38 place count 158 transition count 106
Reduce places removed 38 places and 0 transitions.
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Drop transitions removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 1 with 40 rules applied. Total rules applied 78 place count 120 transition count 104
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 2 with 1 rules applied. Total rules applied 79 place count 119 transition count 104
Performed 8 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 8 Pre rules applied. Total rules applied 79 place count 119 transition count 96
Deduced a syphon composed of 8 places in 0 ms
Reduce places removed 8 places and 0 transitions.
Iterating global reduction 3 with 16 rules applied. Total rules applied 95 place count 111 transition count 96
Discarding 14 places :
Symmetric choice reduction at 3 with 14 rule applications. Total rules 109 place count 97 transition count 82
Iterating global reduction 3 with 14 rules applied. Total rules applied 123 place count 97 transition count 82
Performed 7 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 7 Pre rules applied. Total rules applied 123 place count 97 transition count 75
Deduced a syphon composed of 7 places in 1 ms
Reduce places removed 7 places and 0 transitions.
Iterating global reduction 3 with 14 rules applied. Total rules applied 137 place count 90 transition count 75
Performed 30 Post agglomeration using F-continuation condition.Transition count delta: 30
Deduced a syphon composed of 30 places in 0 ms
Reduce places removed 30 places and 0 transitions.
Iterating global reduction 3 with 60 rules applied. Total rules applied 197 place count 60 transition count 45
Performed 5 Post agglomeration using F-continuation condition.Transition count delta: 0
Deduced a syphon composed of 5 places in 0 ms
Reduce places removed 5 places and 0 transitions.
Iterating global reduction 3 with 10 rules applied. Total rules applied 207 place count 55 transition count 45
Partial Free-agglomeration rule applied 6 times.
Drop transitions removed 6 transitions
Iterating global reduction 3 with 6 rules applied. Total rules applied 213 place count 55 transition count 45
Reduce places removed 1 places and 1 transitions.
Iterating global reduction 3 with 1 rules applied. Total rules applied 214 place count 54 transition count 44
Applied a total of 214 rules in 45 ms. Remains 54 /158 variables (removed 104) and now considering 44/144 (removed 100) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 45 ms. Remains : 54/158 places, 44/144 transitions.
Incomplete random walk after 10000 steps, including 6 resets, run finished after 23 ms. (steps per millisecond=434 ) properties (out of 1) seen :0
Incomplete Best-First random walk after 10000 steps, including 3 resets, run finished after 15 ms. (steps per millisecond=666 ) properties (out of 1) seen :0
Interrupted probabilistic random walk after 1849716 steps, run timeout after 3001 ms. (steps per millisecond=616 ) properties seen :{}
Probabilistic random walk after 1849716 steps, saw 918319 distinct states, run finished after 3003 ms. (steps per millisecond=615 ) properties seen :0
Running SMT prover for 1 properties.
// Phase 1: matrix 44 rows 54 cols
[2023-03-20 02:11:46] [INFO ] Computed 23 place invariants in 10 ms
[2023-03-20 02:11:46] [INFO ] [Real]Absence check using 23 positive place invariants in 30 ms returned sat
[2023-03-20 02:11:46] [INFO ] After 127ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:1
[2023-03-20 02:11:46] [INFO ] [Nat]Absence check using 23 positive place invariants in 47 ms returned sat
[2023-03-20 02:11:46] [INFO ] After 25ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :1
[2023-03-20 02:11:46] [INFO ] State equation strengthened by 3 read => feed constraints.
[2023-03-20 02:11:46] [INFO ] After 4ms SMT Verify possible using 3 Read/Feed constraints in natural domain returned unsat :0 sat :1
[2023-03-20 02:11:46] [INFO ] After 11ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :1
Attempting to minimize the solution found.
Minimization took 4 ms.
[2023-03-20 02:11:46] [INFO ] After 149ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :1
Parikh walk visited 0 properties in 1 ms.
Support contains 2 out of 54 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 54/54 places, 44/44 transitions.
Applied a total of 0 rules in 2 ms. Remains 54 /54 variables (removed 0) and now considering 44/44 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 2 ms. Remains : 54/54 places, 44/44 transitions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 54/54 places, 44/44 transitions.
Applied a total of 0 rules in 3 ms. Remains 54 /54 variables (removed 0) and now considering 44/44 (removed 0) transitions.
[2023-03-20 02:11:46] [INFO ] Invariant cache hit.
[2023-03-20 02:11:46] [INFO ] Implicit Places using invariants in 71 ms returned [47]
Discarding 1 places :
Implicit Place search using SMT only with invariants took 73 ms to find 1 implicit places.
Starting structural reductions in REACHABILITY mode, iteration 1 : 53/54 places, 44/44 transitions.
Performed 2 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 0 with 2 Pre rules applied. Total rules applied 0 place count 53 transition count 42
Deduced a syphon composed of 2 places in 1 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 0 with 4 rules applied. Total rules applied 4 place count 51 transition count 42
Applied a total of 4 rules in 3 ms. Remains 51 /53 variables (removed 2) and now considering 42/44 (removed 2) transitions.
// Phase 1: matrix 42 rows 51 cols
[2023-03-20 02:11:46] [INFO ] Computed 22 place invariants in 1 ms
[2023-03-20 02:11:46] [INFO ] Implicit Places using invariants in 71 ms returned [34, 38]
Discarding 2 places :
Implicit Place search using SMT only with invariants took 73 ms to find 2 implicit places.
Starting structural reductions in REACHABILITY mode, iteration 2 : 49/54 places, 42/44 transitions.
Discarding 2 places :
Symmetric choice reduction at 0 with 2 rule applications. Total rules 2 place count 47 transition count 40
Iterating global reduction 0 with 2 rules applied. Total rules applied 4 place count 47 transition count 40
Applied a total of 4 rules in 2 ms. Remains 47 /49 variables (removed 2) and now considering 40/42 (removed 2) transitions.
// Phase 1: matrix 40 rows 47 cols
[2023-03-20 02:11:46] [INFO ] Computed 20 place invariants in 13 ms
[2023-03-20 02:11:46] [INFO ] Implicit Places using invariants in 90 ms returned []
[2023-03-20 02:11:46] [INFO ] Invariant cache hit.
[2023-03-20 02:11:46] [INFO ] State equation strengthened by 1 read => feed constraints.
[2023-03-20 02:11:47] [INFO ] Implicit Places using invariants and state equation in 151 ms returned []
Implicit Place search using SMT with State Equation took 245 ms to find 0 implicit places.
Starting structural reductions in REACHABILITY mode, iteration 3 : 47/54 places, 40/44 transitions.
Finished structural reductions in REACHABILITY mode , in 3 iterations and 399 ms. Remains : 47/54 places, 40/44 transitions.
Incomplete random walk after 10000 steps, including 3 resets, run finished after 23 ms. (steps per millisecond=434 ) properties (out of 1) seen :0
Incomplete Best-First random walk after 10001 steps, including 5 resets, run finished after 8 ms. (steps per millisecond=1250 ) properties (out of 1) seen :0
Interrupted probabilistic random walk after 2537070 steps, run timeout after 3001 ms. (steps per millisecond=845 ) properties seen :{}
Probabilistic random walk after 2537070 steps, saw 970969 distinct states, run finished after 3001 ms. (steps per millisecond=845 ) properties seen :0
Running SMT prover for 1 properties.
[2023-03-20 02:11:50] [INFO ] Invariant cache hit.
[2023-03-20 02:11:50] [INFO ] [Real]Absence check using 20 positive place invariants in 25 ms returned sat
[2023-03-20 02:11:50] [INFO ] After 30ms SMT Verify possible using state equation in real domain returned unsat :0 sat :1
[2023-03-20 02:11:50] [INFO ] State equation strengthened by 1 read => feed constraints.
[2023-03-20 02:11:50] [INFO ] After 16ms SMT Verify possible using 1 Read/Feed constraints in real domain returned unsat :0 sat :1
[2023-03-20 02:11:50] [INFO ] Deduced a trap composed of 5 places in 159 ms of which 1 ms to minimize.
[2023-03-20 02:11:50] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 179 ms
[2023-03-20 02:11:50] [INFO ] After 199ms SMT Verify possible using trap constraints in real domain returned unsat :0 sat :0 real:1
[2023-03-20 02:11:50] [INFO ] After 380ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:1
[2023-03-20 02:11:50] [INFO ] [Nat]Absence check using 20 positive place invariants in 2 ms returned sat
[2023-03-20 02:11:50] [INFO ] After 17ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :1
[2023-03-20 02:11:50] [INFO ] After 11ms SMT Verify possible using 1 Read/Feed constraints in natural domain returned unsat :0 sat :1
[2023-03-20 02:11:50] [INFO ] Deduced a trap composed of 5 places in 64 ms of which 1 ms to minimize.
[2023-03-20 02:11:50] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 69 ms
[2023-03-20 02:11:50] [INFO ] After 101ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :1
Attempting to minimize the solution found.
Minimization took 9 ms.
[2023-03-20 02:11:50] [INFO ] After 207ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :1
Parikh walk visited 0 properties in 0 ms.
Support contains 2 out of 47 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 47/47 places, 40/40 transitions.
Applied a total of 0 rules in 2 ms. Remains 47 /47 variables (removed 0) and now considering 40/40 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 2 ms. Remains : 47/47 places, 40/40 transitions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 47/47 places, 40/40 transitions.
Applied a total of 0 rules in 1 ms. Remains 47 /47 variables (removed 0) and now considering 40/40 (removed 0) transitions.
[2023-03-20 02:11:50] [INFO ] Invariant cache hit.
[2023-03-20 02:11:50] [INFO ] Implicit Places using invariants in 44 ms returned []
[2023-03-20 02:11:50] [INFO ] Invariant cache hit.
[2023-03-20 02:11:50] [INFO ] State equation strengthened by 1 read => feed constraints.
[2023-03-20 02:11:50] [INFO ] Implicit Places using invariants and state equation in 86 ms returned []
Implicit Place search using SMT with State Equation took 144 ms to find 0 implicit places.
[2023-03-20 02:11:50] [INFO ] Redundant transitions in 0 ms returned []
[2023-03-20 02:11:50] [INFO ] Invariant cache hit.
[2023-03-20 02:11:50] [INFO ] Dead Transitions using invariants and state equation in 86 ms found 0 transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 251 ms. Remains : 47/47 places, 40/40 transitions.
Partial Free-agglomeration rule applied 11 times.
Drop transitions removed 11 transitions
Iterating global reduction 0 with 11 rules applied. Total rules applied 11 place count 47 transition count 40
Applied a total of 11 rules in 4 ms. Remains 47 /47 variables (removed 0) and now considering 40/40 (removed 0) transitions.
Running SMT prover for 1 properties.
// Phase 1: matrix 40 rows 47 cols
[2023-03-20 02:11:50] [INFO ] Computed 20 place invariants in 1 ms
[2023-03-20 02:11:50] [INFO ] [Real]Absence check using 20 positive place invariants in 16 ms returned sat
[2023-03-20 02:11:51] [INFO ] After 78ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:1
[2023-03-20 02:11:51] [INFO ] [Nat]Absence check using 20 positive place invariants in 6 ms returned sat
[2023-03-20 02:11:51] [INFO ] After 44ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :1
[2023-03-20 02:11:51] [INFO ] State equation strengthened by 11 read => feed constraints.
[2023-03-20 02:11:51] [INFO ] After 9ms SMT Verify possible using 11 Read/Feed constraints in natural domain returned unsat :0 sat :1
[2023-03-20 02:11:51] [INFO ] Deduced a trap composed of 6 places in 41 ms of which 0 ms to minimize.
[2023-03-20 02:11:51] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 78 ms
[2023-03-20 02:11:51] [INFO ] After 95ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :1
Attempting to minimize the solution found.
Minimization took 5 ms.
[2023-03-20 02:11:51] [INFO ] After 193ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :1
Successfully simplified 2 atomic propositions for a total of 16 simplifications.
[2023-03-20 02:11:51] [INFO ] Flatten gal took : 16 ms
[2023-03-20 02:11:51] [INFO ] Flatten gal took : 12 ms
[2023-03-20 02:11:51] [INFO ] Input system was already deterministic with 144 transitions.
Support contains 105 out of 158 places (down from 107) after GAL structural reductions.
Computed a total of 39 stabilizing places and 39 stable transitions
Starting structural reductions in LTL mode, iteration 0 : 158/158 places, 144/144 transitions.
Discarding 15 places :
Symmetric choice reduction at 0 with 15 rule applications. Total rules 15 place count 143 transition count 129
Iterating global reduction 0 with 15 rules applied. Total rules applied 30 place count 143 transition count 129
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 31 place count 142 transition count 128
Iterating global reduction 0 with 1 rules applied. Total rules applied 32 place count 142 transition count 128
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 33 place count 141 transition count 127
Iterating global reduction 0 with 1 rules applied. Total rules applied 34 place count 141 transition count 127
Applied a total of 34 rules in 19 ms. Remains 141 /158 variables (removed 17) and now considering 127/144 (removed 17) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 19 ms. Remains : 141/158 places, 127/144 transitions.
[2023-03-20 02:11:51] [INFO ] Flatten gal took : 14 ms
[2023-03-20 02:11:51] [INFO ] Flatten gal took : 5 ms
[2023-03-20 02:11:51] [INFO ] Input system was already deterministic with 127 transitions.
Starting structural reductions in LTL mode, iteration 0 : 158/158 places, 144/144 transitions.
Discarding 15 places :
Symmetric choice reduction at 0 with 15 rule applications. Total rules 15 place count 143 transition count 129
Iterating global reduction 0 with 15 rules applied. Total rules applied 30 place count 143 transition count 129
Applied a total of 30 rules in 4 ms. Remains 143 /158 variables (removed 15) and now considering 129/144 (removed 15) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 4 ms. Remains : 143/158 places, 129/144 transitions.
[2023-03-20 02:11:51] [INFO ] Flatten gal took : 14 ms
[2023-03-20 02:11:51] [INFO ] Flatten gal took : 5 ms
[2023-03-20 02:11:51] [INFO ] Input system was already deterministic with 129 transitions.
Starting structural reductions in LTL mode, iteration 0 : 158/158 places, 144/144 transitions.
Discarding 21 places :
Symmetric choice reduction at 0 with 21 rule applications. Total rules 21 place count 137 transition count 123
Iterating global reduction 0 with 21 rules applied. Total rules applied 42 place count 137 transition count 123
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 43 place count 136 transition count 122
Iterating global reduction 0 with 1 rules applied. Total rules applied 44 place count 136 transition count 122
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 45 place count 135 transition count 121
Iterating global reduction 0 with 1 rules applied. Total rules applied 46 place count 135 transition count 121
Applied a total of 46 rules in 15 ms. Remains 135 /158 variables (removed 23) and now considering 121/144 (removed 23) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 15 ms. Remains : 135/158 places, 121/144 transitions.
[2023-03-20 02:11:51] [INFO ] Flatten gal took : 4 ms
[2023-03-20 02:11:51] [INFO ] Flatten gal took : 5 ms
[2023-03-20 02:11:51] [INFO ] Input system was already deterministic with 121 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 158/158 places, 144/144 transitions.
Reduce places removed 1 places and 1 transitions.
Drop transitions removed 33 transitions
Trivial Post-agglo rules discarded 33 transitions
Performed 33 trivial Post agglomeration. Transition count delta: 33
Iterating post reduction 0 with 33 rules applied. Total rules applied 33 place count 157 transition count 110
Reduce places removed 33 places and 0 transitions.
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Drop transitions removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 1 with 35 rules applied. Total rules applied 68 place count 124 transition count 108
Reduce places removed 1 places and 0 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Iterating post reduction 2 with 2 rules applied. Total rules applied 70 place count 123 transition count 107
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 3 with 1 rules applied. Total rules applied 71 place count 122 transition count 107
Performed 10 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 4 with 10 Pre rules applied. Total rules applied 71 place count 122 transition count 97
Deduced a syphon composed of 10 places in 0 ms
Reduce places removed 10 places and 0 transitions.
Iterating global reduction 4 with 20 rules applied. Total rules applied 91 place count 112 transition count 97
Discarding 15 places :
Symmetric choice reduction at 4 with 15 rule applications. Total rules 106 place count 97 transition count 82
Iterating global reduction 4 with 15 rules applied. Total rules applied 121 place count 97 transition count 82
Performed 6 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 4 with 6 Pre rules applied. Total rules applied 121 place count 97 transition count 76
Deduced a syphon composed of 6 places in 0 ms
Reduce places removed 6 places and 0 transitions.
Iterating global reduction 4 with 12 rules applied. Total rules applied 133 place count 91 transition count 76
Performed 24 Post agglomeration using F-continuation condition.Transition count delta: 24
Deduced a syphon composed of 24 places in 0 ms
Reduce places removed 24 places and 0 transitions.
Iterating global reduction 4 with 48 rules applied. Total rules applied 181 place count 67 transition count 52
Reduce places removed 2 places and 2 transitions.
Iterating global reduction 4 with 2 rules applied. Total rules applied 183 place count 65 transition count 50
Applied a total of 183 rules in 17 ms. Remains 65 /158 variables (removed 93) and now considering 50/144 (removed 94) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 17 ms. Remains : 65/158 places, 50/144 transitions.
[2023-03-20 02:11:51] [INFO ] Flatten gal took : 2 ms
[2023-03-20 02:11:51] [INFO ] Flatten gal took : 3 ms
[2023-03-20 02:11:51] [INFO ] Input system was already deterministic with 50 transitions.
Starting structural reductions in LTL mode, iteration 0 : 158/158 places, 144/144 transitions.
Discarding 19 places :
Symmetric choice reduction at 0 with 19 rule applications. Total rules 19 place count 139 transition count 125
Iterating global reduction 0 with 19 rules applied. Total rules applied 38 place count 139 transition count 125
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 39 place count 138 transition count 124
Iterating global reduction 0 with 1 rules applied. Total rules applied 40 place count 138 transition count 124
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 41 place count 137 transition count 123
Iterating global reduction 0 with 1 rules applied. Total rules applied 42 place count 137 transition count 123
Applied a total of 42 rules in 7 ms. Remains 137 /158 variables (removed 21) and now considering 123/144 (removed 21) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 7 ms. Remains : 137/158 places, 123/144 transitions.
[2023-03-20 02:11:51] [INFO ] Flatten gal took : 4 ms
[2023-03-20 02:11:51] [INFO ] Flatten gal took : 4 ms
[2023-03-20 02:11:51] [INFO ] Input system was already deterministic with 123 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 158/158 places, 144/144 transitions.
Reduce places removed 1 places and 1 transitions.
Drop transitions removed 36 transitions
Trivial Post-agglo rules discarded 36 transitions
Performed 36 trivial Post agglomeration. Transition count delta: 36
Iterating post reduction 0 with 36 rules applied. Total rules applied 36 place count 157 transition count 107
Reduce places removed 36 places and 0 transitions.
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Drop transitions removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 1 with 38 rules applied. Total rules applied 74 place count 121 transition count 105
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 2 with 1 rules applied. Total rules applied 75 place count 120 transition count 105
Performed 9 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 9 Pre rules applied. Total rules applied 75 place count 120 transition count 96
Deduced a syphon composed of 9 places in 0 ms
Reduce places removed 9 places and 0 transitions.
Iterating global reduction 3 with 18 rules applied. Total rules applied 93 place count 111 transition count 96
Discarding 15 places :
Symmetric choice reduction at 3 with 15 rule applications. Total rules 108 place count 96 transition count 81
Iterating global reduction 3 with 15 rules applied. Total rules applied 123 place count 96 transition count 81
Performed 7 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 7 Pre rules applied. Total rules applied 123 place count 96 transition count 74
Deduced a syphon composed of 7 places in 0 ms
Reduce places removed 7 places and 0 transitions.
Iterating global reduction 3 with 14 rules applied. Total rules applied 137 place count 89 transition count 74
Performed 27 Post agglomeration using F-continuation condition.Transition count delta: 27
Deduced a syphon composed of 27 places in 0 ms
Reduce places removed 27 places and 0 transitions.
Iterating global reduction 3 with 54 rules applied. Total rules applied 191 place count 62 transition count 47
Reduce places removed 2 places and 2 transitions.
Iterating global reduction 3 with 2 rules applied. Total rules applied 193 place count 60 transition count 45
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 3 with 1 rules applied. Total rules applied 194 place count 59 transition count 45
Performed 2 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 4 with 2 Pre rules applied. Total rules applied 194 place count 59 transition count 43
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 4 with 4 rules applied. Total rules applied 198 place count 57 transition count 43
Applied a total of 198 rules in 25 ms. Remains 57 /158 variables (removed 101) and now considering 43/144 (removed 101) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 25 ms. Remains : 57/158 places, 43/144 transitions.
[2023-03-20 02:11:51] [INFO ] Flatten gal took : 2 ms
[2023-03-20 02:11:51] [INFO ] Flatten gal took : 2 ms
[2023-03-20 02:11:51] [INFO ] Input system was already deterministic with 43 transitions.
Finished random walk after 149 steps, including 0 resets, run visited all 1 properties in 1 ms. (steps per millisecond=149 )
FORMULA ShieldPPPt-PT-002B-CTLFireability-05 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
Starting structural reductions in LTL mode, iteration 0 : 158/158 places, 144/144 transitions.
Discarding 18 places :
Symmetric choice reduction at 0 with 18 rule applications. Total rules 18 place count 140 transition count 126
Iterating global reduction 0 with 18 rules applied. Total rules applied 36 place count 140 transition count 126
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 37 place count 139 transition count 125
Iterating global reduction 0 with 1 rules applied. Total rules applied 38 place count 139 transition count 125
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 39 place count 138 transition count 124
Iterating global reduction 0 with 1 rules applied. Total rules applied 40 place count 138 transition count 124
Applied a total of 40 rules in 6 ms. Remains 138 /158 variables (removed 20) and now considering 124/144 (removed 20) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 6 ms. Remains : 138/158 places, 124/144 transitions.
[2023-03-20 02:11:51] [INFO ] Flatten gal took : 5 ms
[2023-03-20 02:11:51] [INFO ] Flatten gal took : 5 ms
[2023-03-20 02:11:51] [INFO ] Input system was already deterministic with 124 transitions.
Starting structural reductions in LTL mode, iteration 0 : 158/158 places, 144/144 transitions.
Discarding 20 places :
Symmetric choice reduction at 0 with 20 rule applications. Total rules 20 place count 138 transition count 124
Iterating global reduction 0 with 20 rules applied. Total rules applied 40 place count 138 transition count 124
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 41 place count 137 transition count 123
Iterating global reduction 0 with 1 rules applied. Total rules applied 42 place count 137 transition count 123
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 43 place count 136 transition count 122
Iterating global reduction 0 with 1 rules applied. Total rules applied 44 place count 136 transition count 122
Applied a total of 44 rules in 8 ms. Remains 136 /158 variables (removed 22) and now considering 122/144 (removed 22) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 8 ms. Remains : 136/158 places, 122/144 transitions.
[2023-03-20 02:11:51] [INFO ] Flatten gal took : 4 ms
[2023-03-20 02:11:51] [INFO ] Flatten gal took : 4 ms
[2023-03-20 02:11:51] [INFO ] Input system was already deterministic with 122 transitions.
Starting structural reductions in LTL mode, iteration 0 : 158/158 places, 144/144 transitions.
Discarding 14 places :
Symmetric choice reduction at 0 with 14 rule applications. Total rules 14 place count 144 transition count 130
Iterating global reduction 0 with 14 rules applied. Total rules applied 28 place count 144 transition count 130
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 29 place count 143 transition count 129
Iterating global reduction 0 with 1 rules applied. Total rules applied 30 place count 143 transition count 129
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 31 place count 142 transition count 128
Iterating global reduction 0 with 1 rules applied. Total rules applied 32 place count 142 transition count 128
Applied a total of 32 rules in 5 ms. Remains 142 /158 variables (removed 16) and now considering 128/144 (removed 16) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 5 ms. Remains : 142/158 places, 128/144 transitions.
[2023-03-20 02:11:51] [INFO ] Flatten gal took : 4 ms
[2023-03-20 02:11:51] [INFO ] Flatten gal took : 4 ms
[2023-03-20 02:11:51] [INFO ] Input system was already deterministic with 128 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 158/158 places, 144/144 transitions.
Reduce places removed 1 places and 1 transitions.
Drop transitions removed 38 transitions
Trivial Post-agglo rules discarded 38 transitions
Performed 38 trivial Post agglomeration. Transition count delta: 38
Iterating post reduction 0 with 38 rules applied. Total rules applied 38 place count 157 transition count 105
Reduce places removed 38 places and 0 transitions.
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Drop transitions removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 1 with 40 rules applied. Total rules applied 78 place count 119 transition count 103
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 2 with 1 rules applied. Total rules applied 79 place count 118 transition count 103
Performed 8 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 8 Pre rules applied. Total rules applied 79 place count 118 transition count 95
Deduced a syphon composed of 8 places in 0 ms
Reduce places removed 8 places and 0 transitions.
Iterating global reduction 3 with 16 rules applied. Total rules applied 95 place count 110 transition count 95
Discarding 14 places :
Symmetric choice reduction at 3 with 14 rule applications. Total rules 109 place count 96 transition count 81
Iterating global reduction 3 with 14 rules applied. Total rules applied 123 place count 96 transition count 81
Performed 7 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 7 Pre rules applied. Total rules applied 123 place count 96 transition count 74
Deduced a syphon composed of 7 places in 0 ms
Reduce places removed 7 places and 0 transitions.
Iterating global reduction 3 with 14 rules applied. Total rules applied 137 place count 89 transition count 74
Performed 29 Post agglomeration using F-continuation condition.Transition count delta: 29
Deduced a syphon composed of 29 places in 0 ms
Reduce places removed 29 places and 0 transitions.
Iterating global reduction 3 with 58 rules applied. Total rules applied 195 place count 60 transition count 45
Partial Post-agglomeration rule applied 1 times.
Drop transitions removed 1 transitions
Iterating global reduction 3 with 1 rules applied. Total rules applied 196 place count 60 transition count 45
Reduce places removed 2 places and 2 transitions.
Iterating global reduction 3 with 2 rules applied. Total rules applied 198 place count 58 transition count 43
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 3 with 1 rules applied. Total rules applied 199 place count 57 transition count 43
Performed 2 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 4 with 2 Pre rules applied. Total rules applied 199 place count 57 transition count 41
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 4 with 4 rules applied. Total rules applied 203 place count 55 transition count 41
Applied a total of 203 rules in 25 ms. Remains 55 /158 variables (removed 103) and now considering 41/144 (removed 103) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 25 ms. Remains : 55/158 places, 41/144 transitions.
[2023-03-20 02:11:51] [INFO ] Flatten gal took : 4 ms
[2023-03-20 02:11:51] [INFO ] Flatten gal took : 2 ms
[2023-03-20 02:11:51] [INFO ] Input system was already deterministic with 41 transitions.
Starting structural reductions in LTL mode, iteration 0 : 158/158 places, 144/144 transitions.
Discarding 19 places :
Symmetric choice reduction at 0 with 19 rule applications. Total rules 19 place count 139 transition count 125
Iterating global reduction 0 with 19 rules applied. Total rules applied 38 place count 139 transition count 125
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 39 place count 138 transition count 124
Iterating global reduction 0 with 1 rules applied. Total rules applied 40 place count 138 transition count 124
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 41 place count 137 transition count 123
Iterating global reduction 0 with 1 rules applied. Total rules applied 42 place count 137 transition count 123
Applied a total of 42 rules in 6 ms. Remains 137 /158 variables (removed 21) and now considering 123/144 (removed 21) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 6 ms. Remains : 137/158 places, 123/144 transitions.
[2023-03-20 02:11:51] [INFO ] Flatten gal took : 4 ms
[2023-03-20 02:11:51] [INFO ] Flatten gal took : 4 ms
[2023-03-20 02:11:51] [INFO ] Input system was already deterministic with 123 transitions.
Starting structural reductions in LTL mode, iteration 0 : 158/158 places, 144/144 transitions.
Discarding 17 places :
Symmetric choice reduction at 0 with 17 rule applications. Total rules 17 place count 141 transition count 127
Iterating global reduction 0 with 17 rules applied. Total rules applied 34 place count 141 transition count 127
Applied a total of 34 rules in 4 ms. Remains 141 /158 variables (removed 17) and now considering 127/144 (removed 17) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 4 ms. Remains : 141/158 places, 127/144 transitions.
[2023-03-20 02:11:51] [INFO ] Flatten gal took : 3 ms
[2023-03-20 02:11:51] [INFO ] Flatten gal took : 4 ms
[2023-03-20 02:11:51] [INFO ] Input system was already deterministic with 127 transitions.
Starting structural reductions in LTL mode, iteration 0 : 158/158 places, 144/144 transitions.
Discarding 19 places :
Symmetric choice reduction at 0 with 19 rule applications. Total rules 19 place count 139 transition count 125
Iterating global reduction 0 with 19 rules applied. Total rules applied 38 place count 139 transition count 125
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 39 place count 138 transition count 124
Iterating global reduction 0 with 1 rules applied. Total rules applied 40 place count 138 transition count 124
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 41 place count 137 transition count 123
Iterating global reduction 0 with 1 rules applied. Total rules applied 42 place count 137 transition count 123
Applied a total of 42 rules in 6 ms. Remains 137 /158 variables (removed 21) and now considering 123/144 (removed 21) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 7 ms. Remains : 137/158 places, 123/144 transitions.
[2023-03-20 02:11:51] [INFO ] Flatten gal took : 4 ms
[2023-03-20 02:11:51] [INFO ] Flatten gal took : 4 ms
[2023-03-20 02:11:51] [INFO ] Input system was already deterministic with 123 transitions.
Starting structural reductions in LTL mode, iteration 0 : 158/158 places, 144/144 transitions.
Discarding 19 places :
Symmetric choice reduction at 0 with 19 rule applications. Total rules 19 place count 139 transition count 125
Iterating global reduction 0 with 19 rules applied. Total rules applied 38 place count 139 transition count 125
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 39 place count 138 transition count 124
Iterating global reduction 0 with 1 rules applied. Total rules applied 40 place count 138 transition count 124
Applied a total of 40 rules in 5 ms. Remains 138 /158 variables (removed 20) and now considering 124/144 (removed 20) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 5 ms. Remains : 138/158 places, 124/144 transitions.
[2023-03-20 02:11:51] [INFO ] Flatten gal took : 4 ms
[2023-03-20 02:11:51] [INFO ] Flatten gal took : 4 ms
[2023-03-20 02:11:51] [INFO ] Input system was already deterministic with 124 transitions.
Starting structural reductions in LTL mode, iteration 0 : 158/158 places, 144/144 transitions.
Discarding 19 places :
Symmetric choice reduction at 0 with 19 rule applications. Total rules 19 place count 139 transition count 125
Iterating global reduction 0 with 19 rules applied. Total rules applied 38 place count 139 transition count 125
Applied a total of 38 rules in 3 ms. Remains 139 /158 variables (removed 19) and now considering 125/144 (removed 19) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 3 ms. Remains : 139/158 places, 125/144 transitions.
[2023-03-20 02:11:51] [INFO ] Flatten gal took : 4 ms
[2023-03-20 02:11:51] [INFO ] Flatten gal took : 4 ms
[2023-03-20 02:11:51] [INFO ] Input system was already deterministic with 125 transitions.
Starting structural reductions in LTL mode, iteration 0 : 158/158 places, 144/144 transitions.
Discarding 20 places :
Symmetric choice reduction at 0 with 20 rule applications. Total rules 20 place count 138 transition count 124
Iterating global reduction 0 with 20 rules applied. Total rules applied 40 place count 138 transition count 124
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 41 place count 137 transition count 123
Iterating global reduction 0 with 1 rules applied. Total rules applied 42 place count 137 transition count 123
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 43 place count 136 transition count 122
Iterating global reduction 0 with 1 rules applied. Total rules applied 44 place count 136 transition count 122
Applied a total of 44 rules in 8 ms. Remains 136 /158 variables (removed 22) and now considering 122/144 (removed 22) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 8 ms. Remains : 136/158 places, 122/144 transitions.
[2023-03-20 02:11:51] [INFO ] Flatten gal took : 6 ms
[2023-03-20 02:11:51] [INFO ] Flatten gal took : 4 ms
[2023-03-20 02:11:51] [INFO ] Input system was already deterministic with 122 transitions.
[2023-03-20 02:11:51] [INFO ] Flatten gal took : 17 ms
[2023-03-20 02:11:51] [INFO ] Flatten gal took : 5 ms
[2023-03-20 02:11:51] [INFO ] Export to MCC of 15 properties in file /home/mcc/execution/CTLFireability.sr.xml took 15 ms.
[2023-03-20 02:11:51] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 158 places, 144 transitions and 360 arcs took 1 ms.
Total runtime 11988 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT ShieldPPPt-PT-002B
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/372
CTLFireability

FORMULA ShieldPPPt-PT-002B-CTLFireability-07 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ShieldPPPt-PT-002B-CTLFireability-02 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ShieldPPPt-PT-002B-CTLFireability-09 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ShieldPPPt-PT-002B-CTLFireability-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ShieldPPPt-PT-002B-CTLFireability-14 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ShieldPPPt-PT-002B-CTLFireability-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ShieldPPPt-PT-002B-CTLFireability-12 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ShieldPPPt-PT-002B-CTLFireability-11 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ShieldPPPt-PT-002B-CTLFireability-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ShieldPPPt-PT-002B-CTLFireability-04 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ShieldPPPt-PT-002B-CTLFireability-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ShieldPPPt-PT-002B-CTLFireability-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ShieldPPPt-PT-002B-CTLFireability-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1679278420303

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/372/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/372/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/372/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:400
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:475
lola: rewrite Frontend/Parser/formula_rewrite.k:472
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:457
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: LAUNCH task # 23 (type EXCL) for 22 ShieldPPPt-PT-002B-CTLFireability-07
lola: time limit : 180 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: FINISHED task # 23 (type EXCL) for ShieldPPPt-PT-002B-CTLFireability-07
lola: result : true
lola: markings : 146
lola: fired transitions : 151
lola: time used : 0.000000
lola: memory pages used : 1
lola: Created skeleton in 0.000000 secs.
lola: LAUNCH task # 11 (type EXCL) for 10 ShieldPPPt-PT-002B-CTLFireability-02
lola: time limit : 200 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:726
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: FINISHED task # 11 (type EXCL) for ShieldPPPt-PT-002B-CTLFireability-02
lola: result : false
lola: markings : 31
lola: fired transitions : 30
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 53 (type EXCL) for 28 ShieldPPPt-PT-002B-CTLFireability-09
lola: time limit : 225 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:714
lola: FINISHED task # 53 (type EXCL) for ShieldPPPt-PT-002B-CTLFireability-09
lola: result : false
lola: markings : 188284
lola: fired transitions : 290186
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 51 (type EXCL) for 50 ShieldPPPt-PT-002B-CTLFireability-15
lola: time limit : 257 sec
lola: memory limit: 32 pages
lola: FINISHED task # 51 (type EXCL) for ShieldPPPt-PT-002B-CTLFireability-15
lola: result : false
lola: markings : 68
lola: fired transitions : 69
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 48 (type EXCL) for 47 ShieldPPPt-PT-002B-CTLFireability-14
lola: time limit : 276 sec
lola: memory limit: 32 pages
lola: FINISHED task # 48 (type EXCL) for ShieldPPPt-PT-002B-CTLFireability-14
lola: result : true
lola: markings : 24
lola: fired transitions : 65
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 45 (type EXCL) for 44 ShieldPPPt-PT-002B-CTLFireability-13
lola: time limit : 300 sec
lola: memory limit: 32 pages
lola: FINISHED task # 45 (type EXCL) for ShieldPPPt-PT-002B-CTLFireability-13
lola: result : false
lola: markings : 61
lola: fired transitions : 61
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 42 (type EXCL) for 37 ShieldPPPt-PT-002B-CTLFireability-12
lola: time limit : 327 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldPPPt-PT-002B-CTLFireability-02: CTL false CTL model checker
ShieldPPPt-PT-002B-CTLFireability-07: CTL true CTL model checker
ShieldPPPt-PT-002B-CTLFireability-09: EFAG true tscc_search
ShieldPPPt-PT-002B-CTLFireability-13: CTL false CTL model checker
ShieldPPPt-PT-002B-CTLFireability-14: CTL true CTL model checker
ShieldPPPt-PT-002B-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldPPPt-PT-002B-CTLFireability-00: CONJ 0 2 0 0 2 0 0 0
ShieldPPPt-PT-002B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-002B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-002B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-002B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-002B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-002B-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-002B-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-002B-CTLFireability-12: DISJ 0 1 1 0 2 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 5/327 6/32 ShieldPPPt-PT-002B-CTLFireability-12 1144761 m, 228952 m/sec, 2788609 t fired, .

Time elapsed: 5 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldPPPt-PT-002B-CTLFireability-02: CTL false CTL model checker
ShieldPPPt-PT-002B-CTLFireability-07: CTL true CTL model checker
ShieldPPPt-PT-002B-CTLFireability-09: EFAG true tscc_search
ShieldPPPt-PT-002B-CTLFireability-13: CTL false CTL model checker
ShieldPPPt-PT-002B-CTLFireability-14: CTL true CTL model checker
ShieldPPPt-PT-002B-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldPPPt-PT-002B-CTLFireability-00: CONJ 0 2 0 0 2 0 0 0
ShieldPPPt-PT-002B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-002B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-002B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-002B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-002B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-002B-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-002B-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-002B-CTLFireability-12: DISJ 0 1 1 0 2 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 10/327 11/32 ShieldPPPt-PT-002B-CTLFireability-12 2259656 m, 222979 m/sec, 5656304 t fired, .

Time elapsed: 10 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldPPPt-PT-002B-CTLFireability-02: CTL false CTL model checker
ShieldPPPt-PT-002B-CTLFireability-07: CTL true CTL model checker
ShieldPPPt-PT-002B-CTLFireability-09: EFAG true tscc_search
ShieldPPPt-PT-002B-CTLFireability-13: CTL false CTL model checker
ShieldPPPt-PT-002B-CTLFireability-14: CTL true CTL model checker
ShieldPPPt-PT-002B-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldPPPt-PT-002B-CTLFireability-00: CONJ 0 2 0 0 2 0 0 0
ShieldPPPt-PT-002B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-002B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-002B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-002B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-002B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-002B-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-002B-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-002B-CTLFireability-12: DISJ 0 1 1 0 2 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 15/327 16/32 ShieldPPPt-PT-002B-CTLFireability-12 3345313 m, 217131 m/sec, 8502640 t fired, .

Time elapsed: 15 secs. Pages in use: 16
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldPPPt-PT-002B-CTLFireability-02: CTL false CTL model checker
ShieldPPPt-PT-002B-CTLFireability-07: CTL true CTL model checker
ShieldPPPt-PT-002B-CTLFireability-09: EFAG true tscc_search
ShieldPPPt-PT-002B-CTLFireability-13: CTL false CTL model checker
ShieldPPPt-PT-002B-CTLFireability-14: CTL true CTL model checker
ShieldPPPt-PT-002B-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldPPPt-PT-002B-CTLFireability-00: CONJ 0 2 0 0 2 0 0 0
ShieldPPPt-PT-002B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-002B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-002B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-002B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-002B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-002B-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-002B-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-002B-CTLFireability-12: DISJ 0 1 1 0 2 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 20/327 21/32 ShieldPPPt-PT-002B-CTLFireability-12 4387085 m, 208354 m/sec, 11288978 t fired, .

Time elapsed: 20 secs. Pages in use: 21
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldPPPt-PT-002B-CTLFireability-02: CTL false CTL model checker
ShieldPPPt-PT-002B-CTLFireability-07: CTL true CTL model checker
ShieldPPPt-PT-002B-CTLFireability-09: EFAG true tscc_search
ShieldPPPt-PT-002B-CTLFireability-13: CTL false CTL model checker
ShieldPPPt-PT-002B-CTLFireability-14: CTL true CTL model checker
ShieldPPPt-PT-002B-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldPPPt-PT-002B-CTLFireability-00: CONJ 0 2 0 0 2 0 0 0
ShieldPPPt-PT-002B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-002B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-002B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-002B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-002B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-002B-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-002B-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-002B-CTLFireability-12: DISJ 0 1 1 0 2 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 25/327 25/32 ShieldPPPt-PT-002B-CTLFireability-12 5396711 m, 201925 m/sec, 13990844 t fired, .

Time elapsed: 25 secs. Pages in use: 25
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldPPPt-PT-002B-CTLFireability-02: CTL false CTL model checker
ShieldPPPt-PT-002B-CTLFireability-07: CTL true CTL model checker
ShieldPPPt-PT-002B-CTLFireability-09: EFAG true tscc_search
ShieldPPPt-PT-002B-CTLFireability-13: CTL false CTL model checker
ShieldPPPt-PT-002B-CTLFireability-14: CTL true CTL model checker
ShieldPPPt-PT-002B-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldPPPt-PT-002B-CTLFireability-00: CONJ 0 2 0 0 2 0 0 0
ShieldPPPt-PT-002B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-002B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-002B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-002B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-002B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-002B-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-002B-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-002B-CTLFireability-12: DISJ 0 1 1 0 2 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 30/327 30/32 ShieldPPPt-PT-002B-CTLFireability-12 6408774 m, 202412 m/sec, 16731195 t fired, .

Time elapsed: 30 secs. Pages in use: 30
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 42 (type EXCL) for ShieldPPPt-PT-002B-CTLFireability-12 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldPPPt-PT-002B-CTLFireability-02: CTL false CTL model checker
ShieldPPPt-PT-002B-CTLFireability-07: CTL true CTL model checker
ShieldPPPt-PT-002B-CTLFireability-09: EFAG true tscc_search
ShieldPPPt-PT-002B-CTLFireability-13: CTL false CTL model checker
ShieldPPPt-PT-002B-CTLFireability-14: CTL true CTL model checker
ShieldPPPt-PT-002B-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldPPPt-PT-002B-CTLFireability-00: CONJ 0 2 0 0 2 0 0 0
ShieldPPPt-PT-002B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-002B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-002B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-002B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-002B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-002B-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-002B-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-002B-CTLFireability-12: DISJ 0 1 0 0 2 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 35 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 40 (type EXCL) for 37 ShieldPPPt-PT-002B-CTLFireability-12
lola: time limit : 356 sec
lola: memory limit: 32 pages
lola: FINISHED task # 40 (type EXCL) for ShieldPPPt-PT-002B-CTLFireability-12
lola: result : true
lola: markings : 38
lola: fired transitions : 37
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 35 (type EXCL) for 34 ShieldPPPt-PT-002B-CTLFireability-11
lola: time limit : 396 sec
lola: memory limit: 32 pages
lola: FINISHED task # 35 (type EXCL) for ShieldPPPt-PT-002B-CTLFireability-11
lola: result : true
lola: markings : 8002
lola: fired transitions : 16552
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 32 (type EXCL) for 31 ShieldPPPt-PT-002B-CTLFireability-10
lola: time limit : 445 sec
lola: memory limit: 32 pages
lola: FINISHED task # 32 (type EXCL) for ShieldPPPt-PT-002B-CTLFireability-10
lola: result : false
lola: markings : 193
lola: fired transitions : 266
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 26 (type EXCL) for 25 ShieldPPPt-PT-002B-CTLFireability-08
lola: time limit : 509 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldPPPt-PT-002B-CTLFireability-02: CTL false CTL model checker
ShieldPPPt-PT-002B-CTLFireability-07: CTL true CTL model checker
ShieldPPPt-PT-002B-CTLFireability-09: EFAG true tscc_search
ShieldPPPt-PT-002B-CTLFireability-10: CTL false CTL model checker
ShieldPPPt-PT-002B-CTLFireability-11: CTL true CTL model checker
ShieldPPPt-PT-002B-CTLFireability-12: DISJ true state space /EXEF
ShieldPPPt-PT-002B-CTLFireability-13: CTL false CTL model checker
ShieldPPPt-PT-002B-CTLFireability-14: CTL true CTL model checker
ShieldPPPt-PT-002B-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldPPPt-PT-002B-CTLFireability-00: CONJ 0 2 0 0 2 0 0 0
ShieldPPPt-PT-002B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-002B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-002B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-002B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-002B-CTLFireability-08: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 5/509 5/32 ShieldPPPt-PT-002B-CTLFireability-08 1015787 m, 203157 m/sec, 2780195 t fired, .

Time elapsed: 40 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldPPPt-PT-002B-CTLFireability-02: CTL false CTL model checker
ShieldPPPt-PT-002B-CTLFireability-07: CTL true CTL model checker
ShieldPPPt-PT-002B-CTLFireability-09: EFAG true tscc_search
ShieldPPPt-PT-002B-CTLFireability-10: CTL false CTL model checker
ShieldPPPt-PT-002B-CTLFireability-11: CTL true CTL model checker
ShieldPPPt-PT-002B-CTLFireability-12: DISJ true state space /EXEF
ShieldPPPt-PT-002B-CTLFireability-13: CTL false CTL model checker
ShieldPPPt-PT-002B-CTLFireability-14: CTL true CTL model checker
ShieldPPPt-PT-002B-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldPPPt-PT-002B-CTLFireability-00: CONJ 0 2 0 0 2 0 0 0
ShieldPPPt-PT-002B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-002B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-002B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-002B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-002B-CTLFireability-08: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 10/509 10/32 ShieldPPPt-PT-002B-CTLFireability-08 1959140 m, 188670 m/sec, 5455727 t fired, .

Time elapsed: 45 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldPPPt-PT-002B-CTLFireability-02: CTL false CTL model checker
ShieldPPPt-PT-002B-CTLFireability-07: CTL true CTL model checker
ShieldPPPt-PT-002B-CTLFireability-09: EFAG true tscc_search
ShieldPPPt-PT-002B-CTLFireability-10: CTL false CTL model checker
ShieldPPPt-PT-002B-CTLFireability-11: CTL true CTL model checker
ShieldPPPt-PT-002B-CTLFireability-12: DISJ true state space /EXEF
ShieldPPPt-PT-002B-CTLFireability-13: CTL false CTL model checker
ShieldPPPt-PT-002B-CTLFireability-14: CTL true CTL model checker
ShieldPPPt-PT-002B-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldPPPt-PT-002B-CTLFireability-00: CONJ 0 2 0 0 2 0 0 0
ShieldPPPt-PT-002B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-002B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-002B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-002B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-002B-CTLFireability-08: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 15/509 14/32 ShieldPPPt-PT-002B-CTLFireability-08 2872491 m, 182670 m/sec, 8059989 t fired, .

Time elapsed: 50 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldPPPt-PT-002B-CTLFireability-02: CTL false CTL model checker
ShieldPPPt-PT-002B-CTLFireability-07: CTL true CTL model checker
ShieldPPPt-PT-002B-CTLFireability-09: EFAG true tscc_search
ShieldPPPt-PT-002B-CTLFireability-10: CTL false CTL model checker
ShieldPPPt-PT-002B-CTLFireability-11: CTL true CTL model checker
ShieldPPPt-PT-002B-CTLFireability-12: DISJ true state space /EXEF
ShieldPPPt-PT-002B-CTLFireability-13: CTL false CTL model checker
ShieldPPPt-PT-002B-CTLFireability-14: CTL true CTL model checker
ShieldPPPt-PT-002B-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldPPPt-PT-002B-CTLFireability-00: CONJ 0 2 0 0 2 0 0 0
ShieldPPPt-PT-002B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-002B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-002B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-002B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-002B-CTLFireability-08: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 20/509 18/32 ShieldPPPt-PT-002B-CTLFireability-08 3740180 m, 173537 m/sec, 10635546 t fired, .

Time elapsed: 55 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldPPPt-PT-002B-CTLFireability-02: CTL false CTL model checker
ShieldPPPt-PT-002B-CTLFireability-07: CTL true CTL model checker
ShieldPPPt-PT-002B-CTLFireability-09: EFAG true tscc_search
ShieldPPPt-PT-002B-CTLFireability-10: CTL false CTL model checker
ShieldPPPt-PT-002B-CTLFireability-11: CTL true CTL model checker
ShieldPPPt-PT-002B-CTLFireability-12: DISJ true state space /EXEF
ShieldPPPt-PT-002B-CTLFireability-13: CTL false CTL model checker
ShieldPPPt-PT-002B-CTLFireability-14: CTL true CTL model checker
ShieldPPPt-PT-002B-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldPPPt-PT-002B-CTLFireability-00: CONJ 0 2 0 0 2 0 0 0
ShieldPPPt-PT-002B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-002B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-002B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-002B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-002B-CTLFireability-08: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 25/509 22/32 ShieldPPPt-PT-002B-CTLFireability-08 4601917 m, 172347 m/sec, 13194260 t fired, .

Time elapsed: 60 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldPPPt-PT-002B-CTLFireability-02: CTL false CTL model checker
ShieldPPPt-PT-002B-CTLFireability-07: CTL true CTL model checker
ShieldPPPt-PT-002B-CTLFireability-09: EFAG true tscc_search
ShieldPPPt-PT-002B-CTLFireability-10: CTL false CTL model checker
ShieldPPPt-PT-002B-CTLFireability-11: CTL true CTL model checker
ShieldPPPt-PT-002B-CTLFireability-12: DISJ true state space /EXEF
ShieldPPPt-PT-002B-CTLFireability-13: CTL false CTL model checker
ShieldPPPt-PT-002B-CTLFireability-14: CTL true CTL model checker
ShieldPPPt-PT-002B-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldPPPt-PT-002B-CTLFireability-00: CONJ 0 2 0 0 2 0 0 0
ShieldPPPt-PT-002B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-002B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-002B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-002B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-002B-CTLFireability-08: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 30/509 25/32 ShieldPPPt-PT-002B-CTLFireability-08 5447590 m, 169134 m/sec, 15733525 t fired, .

Time elapsed: 65 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldPPPt-PT-002B-CTLFireability-02: CTL false CTL model checker
ShieldPPPt-PT-002B-CTLFireability-07: CTL true CTL model checker
ShieldPPPt-PT-002B-CTLFireability-09: EFAG true tscc_search
ShieldPPPt-PT-002B-CTLFireability-10: CTL false CTL model checker
ShieldPPPt-PT-002B-CTLFireability-11: CTL true CTL model checker
ShieldPPPt-PT-002B-CTLFireability-12: DISJ true state space /EXEF
ShieldPPPt-PT-002B-CTLFireability-13: CTL false CTL model checker
ShieldPPPt-PT-002B-CTLFireability-14: CTL true CTL model checker
ShieldPPPt-PT-002B-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldPPPt-PT-002B-CTLFireability-00: CONJ 0 2 0 0 2 0 0 0
ShieldPPPt-PT-002B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-002B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-002B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-002B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-002B-CTLFireability-08: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 35/509 29/32 ShieldPPPt-PT-002B-CTLFireability-08 6291396 m, 168761 m/sec, 18244587 t fired, .

Time elapsed: 70 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 26 (type EXCL) for ShieldPPPt-PT-002B-CTLFireability-08 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldPPPt-PT-002B-CTLFireability-02: CTL false CTL model checker
ShieldPPPt-PT-002B-CTLFireability-07: CTL true CTL model checker
ShieldPPPt-PT-002B-CTLFireability-09: EFAG true tscc_search
ShieldPPPt-PT-002B-CTLFireability-10: CTL false CTL model checker
ShieldPPPt-PT-002B-CTLFireability-11: CTL true CTL model checker
ShieldPPPt-PT-002B-CTLFireability-12: DISJ true state space /EXEF
ShieldPPPt-PT-002B-CTLFireability-13: CTL false CTL model checker
ShieldPPPt-PT-002B-CTLFireability-14: CTL true CTL model checker
ShieldPPPt-PT-002B-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldPPPt-PT-002B-CTLFireability-00: CONJ 0 2 0 0 2 0 0 0
ShieldPPPt-PT-002B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-002B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-002B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-002B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-002B-CTLFireability-08: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 75 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 20 (type EXCL) for 19 ShieldPPPt-PT-002B-CTLFireability-06
lola: time limit : 587 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldPPPt-PT-002B-CTLFireability-02: CTL false CTL model checker
ShieldPPPt-PT-002B-CTLFireability-07: CTL true CTL model checker
ShieldPPPt-PT-002B-CTLFireability-09: EFAG true tscc_search
ShieldPPPt-PT-002B-CTLFireability-10: CTL false CTL model checker
ShieldPPPt-PT-002B-CTLFireability-11: CTL true CTL model checker
ShieldPPPt-PT-002B-CTLFireability-12: DISJ true state space /EXEF
ShieldPPPt-PT-002B-CTLFireability-13: CTL false CTL model checker
ShieldPPPt-PT-002B-CTLFireability-14: CTL true CTL model checker
ShieldPPPt-PT-002B-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldPPPt-PT-002B-CTLFireability-00: CONJ 0 2 0 0 2 0 0 0
ShieldPPPt-PT-002B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-002B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-002B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-002B-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
ShieldPPPt-PT-002B-CTLFireability-08: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 5/587 8/32 ShieldPPPt-PT-002B-CTLFireability-06 1537803 m, 307560 m/sec, 4037099 t fired, .

Time elapsed: 80 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldPPPt-PT-002B-CTLFireability-02: CTL false CTL model checker
ShieldPPPt-PT-002B-CTLFireability-07: CTL true CTL model checker
ShieldPPPt-PT-002B-CTLFireability-09: EFAG true tscc_search
ShieldPPPt-PT-002B-CTLFireability-10: CTL false CTL model checker
ShieldPPPt-PT-002B-CTLFireability-11: CTL true CTL model checker
ShieldPPPt-PT-002B-CTLFireability-12: DISJ true state space /EXEF
ShieldPPPt-PT-002B-CTLFireability-13: CTL false CTL model checker
ShieldPPPt-PT-002B-CTLFireability-14: CTL true CTL model checker
ShieldPPPt-PT-002B-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldPPPt-PT-002B-CTLFireability-00: CONJ 0 2 0 0 2 0 0 0
ShieldPPPt-PT-002B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-002B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-002B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-002B-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
ShieldPPPt-PT-002B-CTLFireability-08: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 10/587 15/32 ShieldPPPt-PT-002B-CTLFireability-06 2776408 m, 247721 m/sec, 7635032 t fired, .

Time elapsed: 85 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldPPPt-PT-002B-CTLFireability-02: CTL false CTL model checker
ShieldPPPt-PT-002B-CTLFireability-07: CTL true CTL model checker
ShieldPPPt-PT-002B-CTLFireability-09: EFAG true tscc_search
ShieldPPPt-PT-002B-CTLFireability-10: CTL false CTL model checker
ShieldPPPt-PT-002B-CTLFireability-11: CTL true CTL model checker
ShieldPPPt-PT-002B-CTLFireability-12: DISJ true state space /EXEF
ShieldPPPt-PT-002B-CTLFireability-13: CTL false CTL model checker
ShieldPPPt-PT-002B-CTLFireability-14: CTL true CTL model checker
ShieldPPPt-PT-002B-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldPPPt-PT-002B-CTLFireability-00: CONJ 0 2 0 0 2 0 0 0
ShieldPPPt-PT-002B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-002B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-002B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-002B-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
ShieldPPPt-PT-002B-CTLFireability-08: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 15/587 20/32 ShieldPPPt-PT-002B-CTLFireability-06 3793190 m, 203356 m/sec, 10982064 t fired, .

Time elapsed: 90 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldPPPt-PT-002B-CTLFireability-02: CTL false CTL model checker
ShieldPPPt-PT-002B-CTLFireability-07: CTL true CTL model checker
ShieldPPPt-PT-002B-CTLFireability-09: EFAG true tscc_search
ShieldPPPt-PT-002B-CTLFireability-10: CTL false CTL model checker
ShieldPPPt-PT-002B-CTLFireability-11: CTL true CTL model checker
ShieldPPPt-PT-002B-CTLFireability-12: DISJ true state space /EXEF
ShieldPPPt-PT-002B-CTLFireability-13: CTL false CTL model checker
ShieldPPPt-PT-002B-CTLFireability-14: CTL true CTL model checker
ShieldPPPt-PT-002B-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldPPPt-PT-002B-CTLFireability-00: CONJ 0 2 0 0 2 0 0 0
ShieldPPPt-PT-002B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-002B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-002B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-002B-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
ShieldPPPt-PT-002B-CTLFireability-08: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 20/587 25/32 ShieldPPPt-PT-002B-CTLFireability-06 4819648 m, 205291 m/sec, 14314621 t fired, .

Time elapsed: 95 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldPPPt-PT-002B-CTLFireability-02: CTL false CTL model checker
ShieldPPPt-PT-002B-CTLFireability-07: CTL true CTL model checker
ShieldPPPt-PT-002B-CTLFireability-09: EFAG true tscc_search
ShieldPPPt-PT-002B-CTLFireability-10: CTL false CTL model checker
ShieldPPPt-PT-002B-CTLFireability-11: CTL true CTL model checker
ShieldPPPt-PT-002B-CTLFireability-12: DISJ true state space /EXEF
ShieldPPPt-PT-002B-CTLFireability-13: CTL false CTL model checker
ShieldPPPt-PT-002B-CTLFireability-14: CTL true CTL model checker
ShieldPPPt-PT-002B-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldPPPt-PT-002B-CTLFireability-00: CONJ 0 2 0 0 2 0 0 0
ShieldPPPt-PT-002B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-002B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-002B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-002B-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
ShieldPPPt-PT-002B-CTLFireability-08: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 25/587 30/32 ShieldPPPt-PT-002B-CTLFireability-06 6006398 m, 237350 m/sec, 18152746 t fired, .

Time elapsed: 100 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 20 (type EXCL) for ShieldPPPt-PT-002B-CTLFireability-06 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldPPPt-PT-002B-CTLFireability-02: CTL false CTL model checker
ShieldPPPt-PT-002B-CTLFireability-07: CTL true CTL model checker
ShieldPPPt-PT-002B-CTLFireability-09: EFAG true tscc_search
ShieldPPPt-PT-002B-CTLFireability-10: CTL false CTL model checker
ShieldPPPt-PT-002B-CTLFireability-11: CTL true CTL model checker
ShieldPPPt-PT-002B-CTLFireability-12: DISJ true state space /EXEF
ShieldPPPt-PT-002B-CTLFireability-13: CTL false CTL model checker
ShieldPPPt-PT-002B-CTLFireability-14: CTL true CTL model checker
ShieldPPPt-PT-002B-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldPPPt-PT-002B-CTLFireability-00: CONJ 0 2 0 0 2 0 0 0
ShieldPPPt-PT-002B-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-002B-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-002B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldPPPt-PT-002B-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
ShieldPPPt-PT-002B-CTLFireability-08: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 105 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 17 (type EXCL) for 16 ShieldPPPt-PT-002B-CTLFireability-04
lola: time limit : 699 sec
lola: memory limit: 32 pages
lola: FINISHED task # 17 (type EXCL) for ShieldPPPt-PT-002B-CTLFireability-04
lola: result : false
lola: markings : 171
lola: fired transitions : 178
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 8 (type EXCL) for 7 ShieldPPPt-PT-002B-CTLFireability-01
lola: time limit : 873 sec
lola: memory limit: 32 pages
lola: FINISHED task # 8 (type EXCL) for ShieldPPPt-PT-002B-CTLFireability-01
lola: result : false
lola: markings : 317
lola: fired transitions : 380
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 5 (type EXCL) for 0 ShieldPPPt-PT-002B-CTLFireability-00
lola: time limit : 1165 sec
lola: memory limit: 32 pages
lola: FINISHED task # 5 (type EXCL) for ShieldPPPt-PT-002B-CTLFireability-00
lola: result : false
lola: markings : 374790
lola: fired transitions : 2091164
lola: time used : 3.000000
lola: memory pages used : 2
lola: LAUNCH task # 14 (type EXCL) for 13 ShieldPPPt-PT-002B-CTLFireability-03
lola: time limit : 3492 sec
lola: memory limit: 32 pages
lola: FINISHED task # 14 (type EXCL) for ShieldPPPt-PT-002B-CTLFireability-03
lola: result : false
lola: markings : 195
lola: fired transitions : 492
lola: time used : 0.000000
lola: memory pages used : 1
lola: Portfolio finished: no open tasks 15

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldPPPt-PT-002B-CTLFireability-00: CONJ false CTL model checker
ShieldPPPt-PT-002B-CTLFireability-01: CTL false CTL model checker
ShieldPPPt-PT-002B-CTLFireability-02: CTL false CTL model checker
ShieldPPPt-PT-002B-CTLFireability-03: CTL false CTL model checker
ShieldPPPt-PT-002B-CTLFireability-04: CTL false CTL model checker
ShieldPPPt-PT-002B-CTLFireability-06: CTL unknown AGGR
ShieldPPPt-PT-002B-CTLFireability-07: CTL true CTL model checker
ShieldPPPt-PT-002B-CTLFireability-08: CTL unknown AGGR
ShieldPPPt-PT-002B-CTLFireability-09: EFAG true tscc_search
ShieldPPPt-PT-002B-CTLFireability-10: CTL false CTL model checker
ShieldPPPt-PT-002B-CTLFireability-11: CTL true CTL model checker
ShieldPPPt-PT-002B-CTLFireability-12: DISJ true state space /EXEF
ShieldPPPt-PT-002B-CTLFireability-13: CTL false CTL model checker
ShieldPPPt-PT-002B-CTLFireability-14: CTL true CTL model checker
ShieldPPPt-PT-002B-CTLFireability-15: CTL false CTL model checker


Time elapsed: 108 secs. Pages in use: 32

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="ShieldPPPt-PT-002B"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is ShieldPPPt-PT-002B, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r391-oct2-167903715400554"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/ShieldPPPt-PT-002B.tgz
mv ShieldPPPt-PT-002B execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;