Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r391-oct2-167903715000202.qcow2', fmt=qcow2 cluster_size=65536 extended_l2=off compression_type=zlib size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 backing_fmt=qcow2 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.......................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is ShieldIIPt-PT-002B, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r391-oct2-167903715000202
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 440K
-rw-r--r-- 1 mcc users 6.5K Feb 25 17:09 CTLCardinality.txt
-rw-r--r-- 1 mcc users 69K Feb 25 17:09 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.2K Feb 25 17:08 CTLFireability.txt
-rw-r--r-- 1 mcc users 47K Feb 25 17:08 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:41 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.6K Jan 29 11:41 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.8K Feb 25 16:56 LTLCardinality.txt
-rw-r--r-- 1 mcc users 27K Feb 25 16:56 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.2K Feb 25 16:56 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Feb 25 16:56 LTLFireability.xml
-rw-r--r-- 1 mcc users 7.3K Feb 25 17:10 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 72K Feb 25 17:10 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 9.4K Feb 25 17:10 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 84K Feb 25 17:10 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Feb 25 16:56 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Feb 25 16:56 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 equiv_col
-rw-r--r-- 1 mcc users 5 Mar 5 18:23 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 iscolored
-rw-r--r-- 1 mcc users 34K Mar 5 18:23 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME ShieldIIPt-PT-002B-CTLFireability-00
FORMULA_NAME ShieldIIPt-PT-002B-CTLFireability-01
FORMULA_NAME ShieldIIPt-PT-002B-CTLFireability-02
FORMULA_NAME ShieldIIPt-PT-002B-CTLFireability-03
FORMULA_NAME ShieldIIPt-PT-002B-CTLFireability-04
FORMULA_NAME ShieldIIPt-PT-002B-CTLFireability-05
FORMULA_NAME ShieldIIPt-PT-002B-CTLFireability-06
FORMULA_NAME ShieldIIPt-PT-002B-CTLFireability-07
FORMULA_NAME ShieldIIPt-PT-002B-CTLFireability-08
FORMULA_NAME ShieldIIPt-PT-002B-CTLFireability-09
FORMULA_NAME ShieldIIPt-PT-002B-CTLFireability-10
FORMULA_NAME ShieldIIPt-PT-002B-CTLFireability-11
FORMULA_NAME ShieldIIPt-PT-002B-CTLFireability-12
FORMULA_NAME ShieldIIPt-PT-002B-CTLFireability-13
FORMULA_NAME ShieldIIPt-PT-002B-CTLFireability-14
FORMULA_NAME ShieldIIPt-PT-002B-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1679269760687

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=ShieldIIPt-PT-002B
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-19 23:49:24] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-19 23:49:24] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-19 23:49:24] [INFO ] Load time of PNML (sax parser for PT used): 60 ms
[2023-03-19 23:49:24] [INFO ] Transformed 143 places.
[2023-03-19 23:49:24] [INFO ] Transformed 133 transitions.
[2023-03-19 23:49:24] [INFO ] Found NUPN structural information;
[2023-03-19 23:49:24] [INFO ] Parsed PT model containing 143 places and 133 transitions and 330 arcs in 265 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 9 ms.
Support contains 93 out of 143 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 143/143 places, 133/133 transitions.
Discarding 3 places :
Symmetric choice reduction at 0 with 3 rule applications. Total rules 3 place count 140 transition count 130
Iterating global reduction 0 with 3 rules applied. Total rules applied 6 place count 140 transition count 130
Applied a total of 6 rules in 32 ms. Remains 140 /143 variables (removed 3) and now considering 130/133 (removed 3) transitions.
// Phase 1: matrix 130 rows 140 cols
[2023-03-19 23:49:24] [INFO ] Computed 19 place invariants in 11 ms
[2023-03-19 23:49:25] [INFO ] Implicit Places using invariants in 550 ms returned []
[2023-03-19 23:49:25] [INFO ] Invariant cache hit.
[2023-03-19 23:49:25] [INFO ] Implicit Places using invariants and state equation in 327 ms returned []
Implicit Place search using SMT with State Equation took 928 ms to find 0 implicit places.
[2023-03-19 23:49:25] [INFO ] Invariant cache hit.
[2023-03-19 23:49:26] [INFO ] Dead Transitions using invariants and state equation in 813 ms found 0 transitions.
Starting structural reductions in LTL mode, iteration 1 : 140/143 places, 130/133 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1782 ms. Remains : 140/143 places, 130/133 transitions.
Support contains 93 out of 140 places after structural reductions.
[2023-03-19 23:49:26] [INFO ] Flatten gal took : 29 ms
[2023-03-19 23:49:26] [INFO ] Flatten gal took : 13 ms
[2023-03-19 23:49:26] [INFO ] Input system was already deterministic with 130 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 471 ms. (steps per millisecond=21 ) properties (out of 70) seen :66
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 48 ms. (steps per millisecond=208 ) properties (out of 4) seen :1
Incomplete Best-First random walk after 10000 steps, including 2 resets, run finished after 53 ms. (steps per millisecond=188 ) properties (out of 3) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 84 ms. (steps per millisecond=119 ) properties (out of 3) seen :0
Incomplete Best-First random walk after 10000 steps, including 2 resets, run finished after 48 ms. (steps per millisecond=208 ) properties (out of 3) seen :0
Running SMT prover for 3 properties.
[2023-03-19 23:49:27] [INFO ] Invariant cache hit.
[2023-03-19 23:49:27] [INFO ] [Real]Absence check using 19 positive place invariants in 5 ms returned sat
[2023-03-19 23:49:27] [INFO ] After 154ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:3
[2023-03-19 23:49:27] [INFO ] [Nat]Absence check using 19 positive place invariants in 3 ms returned sat
[2023-03-19 23:49:27] [INFO ] After 203ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :3
[2023-03-19 23:49:27] [INFO ] Deduced a trap composed of 18 places in 117 ms of which 4 ms to minimize.
[2023-03-19 23:49:28] [INFO ] Deduced a trap composed of 19 places in 145 ms of which 1 ms to minimize.
[2023-03-19 23:49:28] [INFO ] Trap strengthening (SAT) tested/added 3/2 trap constraints in 290 ms
[2023-03-19 23:49:28] [INFO ] Deduced a trap composed of 13 places in 169 ms of which 41 ms to minimize.
[2023-03-19 23:49:28] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 192 ms
[2023-03-19 23:49:28] [INFO ] After 730ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :3
Attempting to minimize the solution found.
Minimization took 48 ms.
[2023-03-19 23:49:28] [INFO ] After 901ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :3
Parikh walk visited 0 properties in 49 ms.
Support contains 21 out of 140 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 140/140 places, 130/130 transitions.
Drop transitions removed 21 transitions
Trivial Post-agglo rules discarded 21 transitions
Performed 21 trivial Post agglomeration. Transition count delta: 21
Iterating post reduction 0 with 21 rules applied. Total rules applied 21 place count 140 transition count 109
Reduce places removed 21 places and 0 transitions.
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Drop transitions removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 1 with 23 rules applied. Total rules applied 44 place count 119 transition count 107
Reduce places removed 1 places and 0 transitions.
Performed 3 Post agglomeration using F-continuation condition.Transition count delta: 3
Iterating post reduction 2 with 4 rules applied. Total rules applied 48 place count 118 transition count 104
Reduce places removed 3 places and 0 transitions.
Iterating post reduction 3 with 3 rules applied. Total rules applied 51 place count 115 transition count 104
Performed 8 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 4 with 8 Pre rules applied. Total rules applied 51 place count 115 transition count 96
Deduced a syphon composed of 8 places in 1 ms
Reduce places removed 8 places and 0 transitions.
Iterating global reduction 4 with 16 rules applied. Total rules applied 67 place count 107 transition count 96
Discarding 10 places :
Symmetric choice reduction at 4 with 10 rule applications. Total rules 77 place count 97 transition count 86
Iterating global reduction 4 with 10 rules applied. Total rules applied 87 place count 97 transition count 86
Performed 3 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 4 with 3 Pre rules applied. Total rules applied 87 place count 97 transition count 83
Deduced a syphon composed of 3 places in 0 ms
Reduce places removed 3 places and 0 transitions.
Iterating global reduction 4 with 6 rules applied. Total rules applied 93 place count 94 transition count 83
Performed 25 Post agglomeration using F-continuation condition.Transition count delta: 25
Deduced a syphon composed of 25 places in 0 ms
Reduce places removed 25 places and 0 transitions.
Iterating global reduction 4 with 50 rules applied. Total rules applied 143 place count 69 transition count 58
Performed 3 Post agglomeration using F-continuation condition.Transition count delta: -1
Deduced a syphon composed of 3 places in 0 ms
Reduce places removed 3 places and 0 transitions.
Iterating global reduction 4 with 6 rules applied. Total rules applied 149 place count 66 transition count 59
Free-agglomeration rule applied 1 times.
Iterating global reduction 4 with 1 rules applied. Total rules applied 150 place count 66 transition count 58
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 4 with 1 rules applied. Total rules applied 151 place count 65 transition count 58
Partial Free-agglomeration rule applied 2 times.
Drop transitions removed 2 transitions
Iterating global reduction 5 with 2 rules applied. Total rules applied 153 place count 65 transition count 58
Reduce places removed 1 places and 1 transitions.
Iterating global reduction 5 with 1 rules applied. Total rules applied 154 place count 64 transition count 57
Applied a total of 154 rules in 41 ms. Remains 64 /140 variables (removed 76) and now considering 57/130 (removed 73) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 41 ms. Remains : 64/140 places, 57/130 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 104 ms. (steps per millisecond=96 ) properties (out of 3) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 18 ms. (steps per millisecond=555 ) properties (out of 3) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 38 ms. (steps per millisecond=263 ) properties (out of 3) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 38 ms. (steps per millisecond=263 ) properties (out of 3) seen :0
Interrupted probabilistic random walk after 313032 steps, run timeout after 3001 ms. (steps per millisecond=104 ) properties seen :{}
Probabilistic random walk after 313032 steps, saw 156725 distinct states, run finished after 3002 ms. (steps per millisecond=104 ) properties seen :0
Running SMT prover for 3 properties.
// Phase 1: matrix 57 rows 64 cols
[2023-03-19 23:49:31] [INFO ] Computed 19 place invariants in 2 ms
[2023-03-19 23:49:31] [INFO ] [Real]Absence check using 19 positive place invariants in 4 ms returned sat
[2023-03-19 23:49:31] [INFO ] After 83ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:3
[2023-03-19 23:49:31] [INFO ] [Nat]Absence check using 19 positive place invariants in 18 ms returned sat
[2023-03-19 23:49:31] [INFO ] After 56ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :3
[2023-03-19 23:49:31] [INFO ] State equation strengthened by 5 read => feed constraints.
[2023-03-19 23:49:32] [INFO ] After 80ms SMT Verify possible using 5 Read/Feed constraints in natural domain returned unsat :0 sat :3
[2023-03-19 23:49:32] [INFO ] After 169ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :3
Attempting to minimize the solution found.
Minimization took 63 ms.
[2023-03-19 23:49:32] [INFO ] After 449ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :3
Parikh walk visited 0 properties in 6 ms.
Support contains 21 out of 64 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 64/64 places, 57/57 transitions.
Applied a total of 0 rules in 3 ms. Remains 64 /64 variables (removed 0) and now considering 57/57 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 3 ms. Remains : 64/64 places, 57/57 transitions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 64/64 places, 57/57 transitions.
Applied a total of 0 rules in 2 ms. Remains 64 /64 variables (removed 0) and now considering 57/57 (removed 0) transitions.
[2023-03-19 23:49:32] [INFO ] Invariant cache hit.
[2023-03-19 23:49:32] [INFO ] Implicit Places using invariants in 132 ms returned [50]
Discarding 1 places :
Implicit Place search using SMT only with invariants took 142 ms to find 1 implicit places.
Starting structural reductions in REACHABILITY mode, iteration 1 : 63/64 places, 57/57 transitions.
Applied a total of 0 rules in 4 ms. Remains 63 /63 variables (removed 0) and now considering 57/57 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 2 iterations and 154 ms. Remains : 63/64 places, 57/57 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 102 ms. (steps per millisecond=98 ) properties (out of 3) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 16 ms. (steps per millisecond=625 ) properties (out of 3) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 28 ms. (steps per millisecond=357 ) properties (out of 3) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 20 ms. (steps per millisecond=500 ) properties (out of 3) seen :0
Interrupted probabilistic random walk after 279878 steps, run timeout after 3001 ms. (steps per millisecond=93 ) properties seen :{}
Probabilistic random walk after 279878 steps, saw 140793 distinct states, run finished after 3001 ms. (steps per millisecond=93 ) properties seen :0
Running SMT prover for 3 properties.
// Phase 1: matrix 57 rows 63 cols
[2023-03-19 23:49:35] [INFO ] Computed 18 place invariants in 1 ms
[2023-03-19 23:49:35] [INFO ] [Real]Absence check using 18 positive place invariants in 6 ms returned sat
[2023-03-19 23:49:35] [INFO ] After 95ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:3
[2023-03-19 23:49:35] [INFO ] [Nat]Absence check using 18 positive place invariants in 4 ms returned sat
[2023-03-19 23:49:35] [INFO ] After 43ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :3
[2023-03-19 23:49:35] [INFO ] State equation strengthened by 3 read => feed constraints.
[2023-03-19 23:49:35] [INFO ] After 61ms SMT Verify possible using 3 Read/Feed constraints in natural domain returned unsat :0 sat :3
[2023-03-19 23:49:35] [INFO ] Deduced a trap composed of 6 places in 71 ms of which 1 ms to minimize.
[2023-03-19 23:49:35] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 82 ms
[2023-03-19 23:49:36] [INFO ] Deduced a trap composed of 4 places in 110 ms of which 1 ms to minimize.
[2023-03-19 23:49:36] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 122 ms
[2023-03-19 23:49:36] [INFO ] After 319ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :3
Attempting to minimize the solution found.
Minimization took 84 ms.
[2023-03-19 23:49:36] [INFO ] After 505ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :3
Parikh walk visited 0 properties in 6 ms.
Support contains 21 out of 63 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 63/63 places, 57/57 transitions.
Applied a total of 0 rules in 3 ms. Remains 63 /63 variables (removed 0) and now considering 57/57 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 3 ms. Remains : 63/63 places, 57/57 transitions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 63/63 places, 57/57 transitions.
Applied a total of 0 rules in 6 ms. Remains 63 /63 variables (removed 0) and now considering 57/57 (removed 0) transitions.
[2023-03-19 23:49:36] [INFO ] Invariant cache hit.
[2023-03-19 23:49:36] [INFO ] Implicit Places using invariants in 271 ms returned []
[2023-03-19 23:49:36] [INFO ] Invariant cache hit.
[2023-03-19 23:49:36] [INFO ] State equation strengthened by 3 read => feed constraints.
[2023-03-19 23:49:36] [INFO ] Implicit Places using invariants and state equation in 108 ms returned []
Implicit Place search using SMT with State Equation took 386 ms to find 0 implicit places.
[2023-03-19 23:49:36] [INFO ] Redundant transitions in 1 ms returned []
[2023-03-19 23:49:36] [INFO ] Invariant cache hit.
[2023-03-19 23:49:36] [INFO ] Dead Transitions using invariants and state equation in 86 ms found 0 transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 490 ms. Remains : 63/63 places, 57/57 transitions.
Applied a total of 0 rules in 2 ms. Remains 63 /63 variables (removed 0) and now considering 57/57 (removed 0) transitions.
Running SMT prover for 3 properties.
[2023-03-19 23:49:36] [INFO ] Invariant cache hit.
[2023-03-19 23:49:36] [INFO ] [Real]Absence check using 18 positive place invariants in 7 ms returned sat
[2023-03-19 23:49:36] [INFO ] After 106ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:3
[2023-03-19 23:49:36] [INFO ] [Nat]Absence check using 18 positive place invariants in 3 ms returned sat
[2023-03-19 23:49:36] [INFO ] After 99ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :3
[2023-03-19 23:49:37] [INFO ] Deduced a trap composed of 6 places in 61 ms of which 1 ms to minimize.
[2023-03-19 23:49:37] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 77 ms
[2023-03-19 23:49:37] [INFO ] Deduced a trap composed of 4 places in 131 ms of which 1 ms to minimize.
[2023-03-19 23:49:37] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 140 ms
[2023-03-19 23:49:37] [INFO ] After 387ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :3
Attempting to minimize the solution found.
Minimization took 111 ms.
[2023-03-19 23:49:37] [INFO ] After 580ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :3
[2023-03-19 23:49:37] [INFO ] Flatten gal took : 21 ms
[2023-03-19 23:49:37] [INFO ] Flatten gal took : 14 ms
[2023-03-19 23:49:37] [INFO ] Input system was already deterministic with 130 transitions.
Computed a total of 38 stabilizing places and 38 stable transitions
Starting structural reductions in LTL mode, iteration 0 : 140/140 places, 130/130 transitions.
Discarding 15 places :
Symmetric choice reduction at 0 with 15 rule applications. Total rules 15 place count 125 transition count 115
Iterating global reduction 0 with 15 rules applied. Total rules applied 30 place count 125 transition count 115
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 31 place count 124 transition count 114
Iterating global reduction 0 with 1 rules applied. Total rules applied 32 place count 124 transition count 114
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 33 place count 123 transition count 113
Iterating global reduction 0 with 1 rules applied. Total rules applied 34 place count 123 transition count 113
Applied a total of 34 rules in 14 ms. Remains 123 /140 variables (removed 17) and now considering 113/130 (removed 17) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 15 ms. Remains : 123/140 places, 113/130 transitions.
[2023-03-19 23:49:37] [INFO ] Flatten gal took : 5 ms
[2023-03-19 23:49:37] [INFO ] Flatten gal took : 5 ms
[2023-03-19 23:49:37] [INFO ] Input system was already deterministic with 113 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 140/140 places, 130/130 transitions.
Reduce places removed 1 places and 1 transitions.
Drop transitions removed 25 transitions
Trivial Post-agglo rules discarded 25 transitions
Performed 25 trivial Post agglomeration. Transition count delta: 25
Iterating post reduction 0 with 25 rules applied. Total rules applied 25 place count 139 transition count 104
Reduce places removed 25 places and 0 transitions.
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Drop transitions removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 1 with 27 rules applied. Total rules applied 52 place count 114 transition count 102
Reduce places removed 1 places and 0 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Iterating post reduction 2 with 2 rules applied. Total rules applied 54 place count 113 transition count 101
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 3 with 1 rules applied. Total rules applied 55 place count 112 transition count 101
Performed 14 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 4 with 14 Pre rules applied. Total rules applied 55 place count 112 transition count 87
Deduced a syphon composed of 14 places in 0 ms
Reduce places removed 14 places and 0 transitions.
Iterating global reduction 4 with 28 rules applied. Total rules applied 83 place count 98 transition count 87
Discarding 11 places :
Symmetric choice reduction at 4 with 11 rule applications. Total rules 94 place count 87 transition count 76
Iterating global reduction 4 with 11 rules applied. Total rules applied 105 place count 87 transition count 76
Performed 5 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 4 with 5 Pre rules applied. Total rules applied 105 place count 87 transition count 71
Deduced a syphon composed of 5 places in 0 ms
Reduce places removed 5 places and 0 transitions.
Iterating global reduction 4 with 10 rules applied. Total rules applied 115 place count 82 transition count 71
Performed 29 Post agglomeration using F-continuation condition.Transition count delta: 29
Deduced a syphon composed of 29 places in 0 ms
Reduce places removed 29 places and 0 transitions.
Iterating global reduction 4 with 58 rules applied. Total rules applied 173 place count 53 transition count 42
Reduce places removed 2 places and 2 transitions.
Iterating global reduction 4 with 2 rules applied. Total rules applied 175 place count 51 transition count 40
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 4 with 1 rules applied. Total rules applied 176 place count 50 transition count 40
Applied a total of 176 rules in 16 ms. Remains 50 /140 variables (removed 90) and now considering 40/130 (removed 90) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 16 ms. Remains : 50/140 places, 40/130 transitions.
[2023-03-19 23:49:37] [INFO ] Flatten gal took : 2 ms
[2023-03-19 23:49:37] [INFO ] Flatten gal took : 2 ms
[2023-03-19 23:49:37] [INFO ] Input system was already deterministic with 40 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 140/140 places, 130/130 transitions.
Reduce places removed 1 places and 1 transitions.
Drop transitions removed 30 transitions
Trivial Post-agglo rules discarded 30 transitions
Performed 30 trivial Post agglomeration. Transition count delta: 30
Iterating post reduction 0 with 30 rules applied. Total rules applied 30 place count 139 transition count 99
Reduce places removed 30 places and 0 transitions.
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Drop transitions removed 2 transitions
Trivial Post-agglo rules discarded 2 transitions
Performed 2 trivial Post agglomeration. Transition count delta: 2
Iterating post reduction 1 with 33 rules applied. Total rules applied 63 place count 109 transition count 96
Reduce places removed 2 places and 0 transitions.
Iterating post reduction 2 with 2 rules applied. Total rules applied 65 place count 107 transition count 96
Performed 10 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 10 Pre rules applied. Total rules applied 65 place count 107 transition count 86
Deduced a syphon composed of 10 places in 0 ms
Reduce places removed 10 places and 0 transitions.
Iterating global reduction 3 with 20 rules applied. Total rules applied 85 place count 97 transition count 86
Discarding 13 places :
Symmetric choice reduction at 3 with 13 rule applications. Total rules 98 place count 84 transition count 73
Iterating global reduction 3 with 13 rules applied. Total rules applied 111 place count 84 transition count 73
Performed 6 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 6 Pre rules applied. Total rules applied 111 place count 84 transition count 67
Deduced a syphon composed of 6 places in 0 ms
Reduce places removed 6 places and 0 transitions.
Iterating global reduction 3 with 12 rules applied. Total rules applied 123 place count 78 transition count 67
Performed 29 Post agglomeration using F-continuation condition.Transition count delta: 29
Deduced a syphon composed of 29 places in 0 ms
Reduce places removed 29 places and 0 transitions.
Iterating global reduction 3 with 58 rules applied. Total rules applied 181 place count 49 transition count 38
Reduce places removed 2 places and 2 transitions.
Iterating global reduction 3 with 2 rules applied. Total rules applied 183 place count 47 transition count 36
Reduce places removed 2 places and 0 transitions.
Iterating post reduction 3 with 2 rules applied. Total rules applied 185 place count 45 transition count 36
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 4 with 1 Pre rules applied. Total rules applied 185 place count 45 transition count 35
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 4 with 2 rules applied. Total rules applied 187 place count 44 transition count 35
Applied a total of 187 rules in 13 ms. Remains 44 /140 variables (removed 96) and now considering 35/130 (removed 95) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 13 ms. Remains : 44/140 places, 35/130 transitions.
[2023-03-19 23:49:37] [INFO ] Flatten gal took : 2 ms
[2023-03-19 23:49:37] [INFO ] Flatten gal took : 2 ms
[2023-03-19 23:49:37] [INFO ] Input system was already deterministic with 35 transitions.
Starting structural reductions in LTL mode, iteration 0 : 140/140 places, 130/130 transitions.
Discarding 18 places :
Symmetric choice reduction at 0 with 18 rule applications. Total rules 18 place count 122 transition count 112
Iterating global reduction 0 with 18 rules applied. Total rules applied 36 place count 122 transition count 112
Applied a total of 36 rules in 3 ms. Remains 122 /140 variables (removed 18) and now considering 112/130 (removed 18) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 3 ms. Remains : 122/140 places, 112/130 transitions.
[2023-03-19 23:49:37] [INFO ] Flatten gal took : 4 ms
[2023-03-19 23:49:37] [INFO ] Flatten gal took : 4 ms
[2023-03-19 23:49:37] [INFO ] Input system was already deterministic with 112 transitions.
Starting structural reductions in LTL mode, iteration 0 : 140/140 places, 130/130 transitions.
Discarding 18 places :
Symmetric choice reduction at 0 with 18 rule applications. Total rules 18 place count 122 transition count 112
Iterating global reduction 0 with 18 rules applied. Total rules applied 36 place count 122 transition count 112
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 37 place count 121 transition count 111
Iterating global reduction 0 with 1 rules applied. Total rules applied 38 place count 121 transition count 111
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 39 place count 120 transition count 110
Iterating global reduction 0 with 1 rules applied. Total rules applied 40 place count 120 transition count 110
Applied a total of 40 rules in 5 ms. Remains 120 /140 variables (removed 20) and now considering 110/130 (removed 20) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 5 ms. Remains : 120/140 places, 110/130 transitions.
[2023-03-19 23:49:37] [INFO ] Flatten gal took : 4 ms
[2023-03-19 23:49:37] [INFO ] Flatten gal took : 11 ms
[2023-03-19 23:49:37] [INFO ] Input system was already deterministic with 110 transitions.
Starting structural reductions in LTL mode, iteration 0 : 140/140 places, 130/130 transitions.
Discarding 19 places :
Symmetric choice reduction at 0 with 19 rule applications. Total rules 19 place count 121 transition count 111
Iterating global reduction 0 with 19 rules applied. Total rules applied 38 place count 121 transition count 111
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 39 place count 120 transition count 110
Iterating global reduction 0 with 1 rules applied. Total rules applied 40 place count 120 transition count 110
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 41 place count 119 transition count 109
Iterating global reduction 0 with 1 rules applied. Total rules applied 42 place count 119 transition count 109
Applied a total of 42 rules in 6 ms. Remains 119 /140 variables (removed 21) and now considering 109/130 (removed 21) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 6 ms. Remains : 119/140 places, 109/130 transitions.
[2023-03-19 23:49:37] [INFO ] Flatten gal took : 4 ms
[2023-03-19 23:49:37] [INFO ] Flatten gal took : 4 ms
[2023-03-19 23:49:37] [INFO ] Input system was already deterministic with 109 transitions.
Starting structural reductions in LTL mode, iteration 0 : 140/140 places, 130/130 transitions.
Discarding 17 places :
Symmetric choice reduction at 0 with 17 rule applications. Total rules 17 place count 123 transition count 113
Iterating global reduction 0 with 17 rules applied. Total rules applied 34 place count 123 transition count 113
Applied a total of 34 rules in 3 ms. Remains 123 /140 variables (removed 17) and now considering 113/130 (removed 17) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 3 ms. Remains : 123/140 places, 113/130 transitions.
[2023-03-19 23:49:37] [INFO ] Flatten gal took : 4 ms
[2023-03-19 23:49:37] [INFO ] Flatten gal took : 4 ms
[2023-03-19 23:49:37] [INFO ] Input system was already deterministic with 113 transitions.
Starting structural reductions in LTL mode, iteration 0 : 140/140 places, 130/130 transitions.
Discarding 16 places :
Symmetric choice reduction at 0 with 16 rule applications. Total rules 16 place count 124 transition count 114
Iterating global reduction 0 with 16 rules applied. Total rules applied 32 place count 124 transition count 114
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 33 place count 123 transition count 113
Iterating global reduction 0 with 1 rules applied. Total rules applied 34 place count 123 transition count 113
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 35 place count 122 transition count 112
Iterating global reduction 0 with 1 rules applied. Total rules applied 36 place count 122 transition count 112
Applied a total of 36 rules in 6 ms. Remains 122 /140 variables (removed 18) and now considering 112/130 (removed 18) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 6 ms. Remains : 122/140 places, 112/130 transitions.
[2023-03-19 23:49:37] [INFO ] Flatten gal took : 4 ms
[2023-03-19 23:49:37] [INFO ] Flatten gal took : 4 ms
[2023-03-19 23:49:37] [INFO ] Input system was already deterministic with 112 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 140/140 places, 130/130 transitions.
Drop transitions removed 23 transitions
Trivial Post-agglo rules discarded 23 transitions
Performed 23 trivial Post agglomeration. Transition count delta: 23
Iterating post reduction 0 with 23 rules applied. Total rules applied 23 place count 140 transition count 107
Reduce places removed 23 places and 0 transitions.
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Drop transitions removed 2 transitions
Trivial Post-agglo rules discarded 2 transitions
Performed 2 trivial Post agglomeration. Transition count delta: 2
Iterating post reduction 1 with 26 rules applied. Total rules applied 49 place count 117 transition count 104
Reduce places removed 2 places and 0 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Iterating post reduction 2 with 3 rules applied. Total rules applied 52 place count 115 transition count 103
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 3 with 1 rules applied. Total rules applied 53 place count 114 transition count 103
Performed 12 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 4 with 12 Pre rules applied. Total rules applied 53 place count 114 transition count 91
Deduced a syphon composed of 12 places in 0 ms
Reduce places removed 12 places and 0 transitions.
Iterating global reduction 4 with 24 rules applied. Total rules applied 77 place count 102 transition count 91
Discarding 13 places :
Symmetric choice reduction at 4 with 13 rule applications. Total rules 90 place count 89 transition count 78
Iterating global reduction 4 with 13 rules applied. Total rules applied 103 place count 89 transition count 78
Performed 6 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 4 with 6 Pre rules applied. Total rules applied 103 place count 89 transition count 72
Deduced a syphon composed of 6 places in 0 ms
Reduce places removed 6 places and 0 transitions.
Iterating global reduction 4 with 12 rules applied. Total rules applied 115 place count 83 transition count 72
Performed 26 Post agglomeration using F-continuation condition.Transition count delta: 26
Deduced a syphon composed of 26 places in 0 ms
Reduce places removed 26 places and 0 transitions.
Iterating global reduction 4 with 52 rules applied. Total rules applied 167 place count 57 transition count 46
Partial Post-agglomeration rule applied 1 times.
Drop transitions removed 1 transitions
Iterating global reduction 4 with 1 rules applied. Total rules applied 168 place count 57 transition count 46
Applied a total of 168 rules in 11 ms. Remains 57 /140 variables (removed 83) and now considering 46/130 (removed 84) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 11 ms. Remains : 57/140 places, 46/130 transitions.
[2023-03-19 23:49:37] [INFO ] Flatten gal took : 2 ms
[2023-03-19 23:49:37] [INFO ] Flatten gal took : 2 ms
[2023-03-19 23:49:37] [INFO ] Input system was already deterministic with 46 transitions.
Starting structural reductions in LTL mode, iteration 0 : 140/140 places, 130/130 transitions.
Discarding 18 places :
Symmetric choice reduction at 0 with 18 rule applications. Total rules 18 place count 122 transition count 112
Iterating global reduction 0 with 18 rules applied. Total rules applied 36 place count 122 transition count 112
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 37 place count 121 transition count 111
Iterating global reduction 0 with 1 rules applied. Total rules applied 38 place count 121 transition count 111
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 39 place count 120 transition count 110
Iterating global reduction 0 with 1 rules applied. Total rules applied 40 place count 120 transition count 110
Applied a total of 40 rules in 5 ms. Remains 120 /140 variables (removed 20) and now considering 110/130 (removed 20) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 5 ms. Remains : 120/140 places, 110/130 transitions.
[2023-03-19 23:49:37] [INFO ] Flatten gal took : 4 ms
[2023-03-19 23:49:37] [INFO ] Flatten gal took : 4 ms
[2023-03-19 23:49:37] [INFO ] Input system was already deterministic with 110 transitions.
Starting structural reductions in LTL mode, iteration 0 : 140/140 places, 130/130 transitions.
Discarding 15 places :
Symmetric choice reduction at 0 with 15 rule applications. Total rules 15 place count 125 transition count 115
Iterating global reduction 0 with 15 rules applied. Total rules applied 30 place count 125 transition count 115
Applied a total of 30 rules in 18 ms. Remains 125 /140 variables (removed 15) and now considering 115/130 (removed 15) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 18 ms. Remains : 125/140 places, 115/130 transitions.
[2023-03-19 23:49:37] [INFO ] Flatten gal took : 6 ms
[2023-03-19 23:49:37] [INFO ] Flatten gal took : 6 ms
[2023-03-19 23:49:37] [INFO ] Input system was already deterministic with 115 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 140/140 places, 130/130 transitions.
Reduce places removed 1 places and 1 transitions.
Drop transitions removed 16 transitions
Trivial Post-agglo rules discarded 16 transitions
Performed 16 trivial Post agglomeration. Transition count delta: 16
Iterating post reduction 0 with 16 rules applied. Total rules applied 16 place count 139 transition count 113
Reduce places removed 16 places and 0 transitions.
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Drop transitions removed 2 transitions
Trivial Post-agglo rules discarded 2 transitions
Performed 2 trivial Post agglomeration. Transition count delta: 2
Iterating post reduction 1 with 19 rules applied. Total rules applied 35 place count 123 transition count 110
Reduce places removed 2 places and 0 transitions.
Performed 6 Post agglomeration using F-continuation condition.Transition count delta: 6
Iterating post reduction 2 with 8 rules applied. Total rules applied 43 place count 121 transition count 104
Reduce places removed 6 places and 0 transitions.
Iterating post reduction 3 with 6 rules applied. Total rules applied 49 place count 115 transition count 104
Performed 11 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 4 with 11 Pre rules applied. Total rules applied 49 place count 115 transition count 93
Deduced a syphon composed of 11 places in 0 ms
Reduce places removed 11 places and 0 transitions.
Iterating global reduction 4 with 22 rules applied. Total rules applied 71 place count 104 transition count 93
Discarding 13 places :
Symmetric choice reduction at 4 with 13 rule applications. Total rules 84 place count 91 transition count 80
Iterating global reduction 4 with 13 rules applied. Total rules applied 97 place count 91 transition count 80
Performed 2 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 4 with 2 Pre rules applied. Total rules applied 97 place count 91 transition count 78
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 4 with 4 rules applied. Total rules applied 101 place count 89 transition count 78
Performed 22 Post agglomeration using F-continuation condition.Transition count delta: 22
Deduced a syphon composed of 22 places in 0 ms
Reduce places removed 22 places and 0 transitions.
Iterating global reduction 4 with 44 rules applied. Total rules applied 145 place count 67 transition count 56
Reduce places removed 2 places and 2 transitions.
Iterating global reduction 4 with 2 rules applied. Total rules applied 147 place count 65 transition count 54
Applied a total of 147 rules in 13 ms. Remains 65 /140 variables (removed 75) and now considering 54/130 (removed 76) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 13 ms. Remains : 65/140 places, 54/130 transitions.
[2023-03-19 23:49:37] [INFO ] Flatten gal took : 3 ms
[2023-03-19 23:49:37] [INFO ] Flatten gal took : 2 ms
[2023-03-19 23:49:37] [INFO ] Input system was already deterministic with 54 transitions.
Starting structural reductions in LTL mode, iteration 0 : 140/140 places, 130/130 transitions.
Discarding 15 places :
Symmetric choice reduction at 0 with 15 rule applications. Total rules 15 place count 125 transition count 115
Iterating global reduction 0 with 15 rules applied. Total rules applied 30 place count 125 transition count 115
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 31 place count 124 transition count 114
Iterating global reduction 0 with 1 rules applied. Total rules applied 32 place count 124 transition count 114
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 33 place count 123 transition count 113
Iterating global reduction 0 with 1 rules applied. Total rules applied 34 place count 123 transition count 113
Applied a total of 34 rules in 5 ms. Remains 123 /140 variables (removed 17) and now considering 113/130 (removed 17) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 5 ms. Remains : 123/140 places, 113/130 transitions.
[2023-03-19 23:49:37] [INFO ] Flatten gal took : 4 ms
[2023-03-19 23:49:37] [INFO ] Flatten gal took : 4 ms
[2023-03-19 23:49:37] [INFO ] Input system was already deterministic with 113 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 140/140 places, 130/130 transitions.
Reduce places removed 1 places and 1 transitions.
Drop transitions removed 29 transitions
Trivial Post-agglo rules discarded 29 transitions
Performed 29 trivial Post agglomeration. Transition count delta: 29
Iterating post reduction 0 with 29 rules applied. Total rules applied 29 place count 139 transition count 100
Reduce places removed 29 places and 0 transitions.
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Drop transitions removed 2 transitions
Trivial Post-agglo rules discarded 2 transitions
Performed 2 trivial Post agglomeration. Transition count delta: 2
Iterating post reduction 1 with 32 rules applied. Total rules applied 61 place count 110 transition count 97
Reduce places removed 2 places and 0 transitions.
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: 2
Iterating post reduction 2 with 4 rules applied. Total rules applied 65 place count 108 transition count 95
Reduce places removed 2 places and 0 transitions.
Iterating post reduction 3 with 2 rules applied. Total rules applied 67 place count 106 transition count 95
Performed 8 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 4 with 8 Pre rules applied. Total rules applied 67 place count 106 transition count 87
Deduced a syphon composed of 8 places in 0 ms
Reduce places removed 8 places and 0 transitions.
Iterating global reduction 4 with 16 rules applied. Total rules applied 83 place count 98 transition count 87
Discarding 11 places :
Symmetric choice reduction at 4 with 11 rule applications. Total rules 94 place count 87 transition count 76
Iterating global reduction 4 with 11 rules applied. Total rules applied 105 place count 87 transition count 76
Performed 6 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 4 with 6 Pre rules applied. Total rules applied 105 place count 87 transition count 70
Deduced a syphon composed of 6 places in 0 ms
Reduce places removed 6 places and 0 transitions.
Iterating global reduction 4 with 12 rules applied. Total rules applied 117 place count 81 transition count 70
Performed 30 Post agglomeration using F-continuation condition.Transition count delta: 30
Deduced a syphon composed of 30 places in 0 ms
Reduce places removed 30 places and 0 transitions.
Iterating global reduction 4 with 60 rules applied. Total rules applied 177 place count 51 transition count 40
Reduce places removed 2 places and 2 transitions.
Iterating global reduction 4 with 2 rules applied. Total rules applied 179 place count 49 transition count 38
Reduce places removed 2 places and 0 transitions.
Iterating post reduction 4 with 2 rules applied. Total rules applied 181 place count 47 transition count 38
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 5 with 1 Pre rules applied. Total rules applied 181 place count 47 transition count 37
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 5 with 2 rules applied. Total rules applied 183 place count 46 transition count 37
Applied a total of 183 rules in 11 ms. Remains 46 /140 variables (removed 94) and now considering 37/130 (removed 93) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 11 ms. Remains : 46/140 places, 37/130 transitions.
[2023-03-19 23:49:37] [INFO ] Flatten gal took : 2 ms
[2023-03-19 23:49:37] [INFO ] Flatten gal took : 2 ms
[2023-03-19 23:49:37] [INFO ] Input system was already deterministic with 37 transitions.
Starting structural reductions in LTL mode, iteration 0 : 140/140 places, 130/130 transitions.
Discarding 17 places :
Symmetric choice reduction at 0 with 17 rule applications. Total rules 17 place count 123 transition count 113
Iterating global reduction 0 with 17 rules applied. Total rules applied 34 place count 123 transition count 113
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 35 place count 122 transition count 112
Iterating global reduction 0 with 1 rules applied. Total rules applied 36 place count 122 transition count 112
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 37 place count 121 transition count 111
Iterating global reduction 0 with 1 rules applied. Total rules applied 38 place count 121 transition count 111
Applied a total of 38 rules in 5 ms. Remains 121 /140 variables (removed 19) and now considering 111/130 (removed 19) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 5 ms. Remains : 121/140 places, 111/130 transitions.
[2023-03-19 23:49:37] [INFO ] Flatten gal took : 4 ms
[2023-03-19 23:49:37] [INFO ] Flatten gal took : 4 ms
[2023-03-19 23:49:37] [INFO ] Input system was already deterministic with 111 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 140/140 places, 130/130 transitions.
Reduce places removed 1 places and 1 transitions.
Drop transitions removed 30 transitions
Trivial Post-agglo rules discarded 30 transitions
Performed 30 trivial Post agglomeration. Transition count delta: 30
Iterating post reduction 0 with 30 rules applied. Total rules applied 30 place count 139 transition count 99
Reduce places removed 30 places and 0 transitions.
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Drop transitions removed 2 transitions
Trivial Post-agglo rules discarded 2 transitions
Performed 2 trivial Post agglomeration. Transition count delta: 2
Iterating post reduction 1 with 33 rules applied. Total rules applied 63 place count 109 transition count 96
Reduce places removed 2 places and 0 transitions.
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: 2
Iterating post reduction 2 with 4 rules applied. Total rules applied 67 place count 107 transition count 94
Reduce places removed 2 places and 0 transitions.
Iterating post reduction 3 with 2 rules applied. Total rules applied 69 place count 105 transition count 94
Performed 7 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 4 with 7 Pre rules applied. Total rules applied 69 place count 105 transition count 87
Deduced a syphon composed of 7 places in 0 ms
Reduce places removed 7 places and 0 transitions.
Iterating global reduction 4 with 14 rules applied. Total rules applied 83 place count 98 transition count 87
Discarding 12 places :
Symmetric choice reduction at 4 with 12 rule applications. Total rules 95 place count 86 transition count 75
Iterating global reduction 4 with 12 rules applied. Total rules applied 107 place count 86 transition count 75
Performed 5 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 4 with 5 Pre rules applied. Total rules applied 107 place count 86 transition count 70
Deduced a syphon composed of 5 places in 0 ms
Reduce places removed 5 places and 0 transitions.
Iterating global reduction 4 with 10 rules applied. Total rules applied 117 place count 81 transition count 70
Performed 31 Post agglomeration using F-continuation condition.Transition count delta: 31
Deduced a syphon composed of 31 places in 0 ms
Reduce places removed 31 places and 0 transitions.
Iterating global reduction 4 with 62 rules applied. Total rules applied 179 place count 50 transition count 39
Reduce places removed 2 places and 2 transitions.
Iterating global reduction 4 with 2 rules applied. Total rules applied 181 place count 48 transition count 37
Reduce places removed 2 places and 0 transitions.
Iterating post reduction 4 with 2 rules applied. Total rules applied 183 place count 46 transition count 37
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 5 with 1 Pre rules applied. Total rules applied 183 place count 46 transition count 36
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 5 with 2 rules applied. Total rules applied 185 place count 45 transition count 36
Applied a total of 185 rules in 11 ms. Remains 45 /140 variables (removed 95) and now considering 36/130 (removed 94) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 11 ms. Remains : 45/140 places, 36/130 transitions.
[2023-03-19 23:49:37] [INFO ] Flatten gal took : 1 ms
[2023-03-19 23:49:37] [INFO ] Flatten gal took : 1 ms
[2023-03-19 23:49:37] [INFO ] Input system was already deterministic with 36 transitions.
[2023-03-19 23:49:37] [INFO ] Flatten gal took : 5 ms
[2023-03-19 23:49:37] [INFO ] Flatten gal took : 5 ms
[2023-03-19 23:49:37] [INFO ] Export to MCC of 16 properties in file /home/mcc/execution/CTLFireability.sr.xml took 4 ms.
[2023-03-19 23:49:37] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 140 places, 130 transitions and 324 arcs took 1 ms.
Total runtime 13765 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT ShieldIIPt-PT-002B
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/379
CTLFireability

FORMULA ShieldIIPt-PT-002B-CTLFireability-03 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ShieldIIPt-PT-002B-CTLFireability-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ShieldIIPt-PT-002B-CTLFireability-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ShieldIIPt-PT-002B-CTLFireability-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ShieldIIPt-PT-002B-CTLFireability-14 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ShieldIIPt-PT-002B-CTLFireability-06 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ShieldIIPt-PT-002B-CTLFireability-05 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ShieldIIPt-PT-002B-CTLFireability-04 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ShieldIIPt-PT-002B-CTLFireability-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ShieldIIPt-PT-002B-CTLFireability-02 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ShieldIIPt-PT-002B-CTLFireability-15 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA ShieldIIPt-PT-002B-CTLFireability-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1679269933748

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/379/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/379/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/379/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:388
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:472
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:451
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:451
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:451
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: LAUNCH task # 55 (type EXCL) for 44 ShieldIIPt-PT-002B-CTLFireability-12
lola: time limit : 105 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: FINISHED task # 55 (type EXCL) for ShieldIIPt-PT-002B-CTLFireability-12
lola: result : false
lola: markings : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: LAUNCH task # 51 (type EXCL) for 44 ShieldIIPt-PT-002B-CTLFireability-12
lola: time limit : 112 sec
lola: memory limit: 32 pages
lola: FINISHED task # 51 (type EXCL) for ShieldIIPt-PT-002B-CTLFireability-12
lola: result : false
lola: markings : 124
lola: fired transitions : 128
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:749
lola: LAUNCH task # 18 (type EXCL) for 17 ShieldIIPt-PT-002B-CTLFireability-03
lola: time limit : 116 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 18 (type EXCL) for ShieldIIPt-PT-002B-CTLFireability-03
lola: result : true
lola: markings : 72
lola: fired transitions : 73
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: LAUNCH task # 61 (type EXCL) for 44 ShieldIIPt-PT-002B-CTLFireability-12
lola: time limit : 120 sec
lola: memory limit: 32 pages
lola: FINISHED task # 61 (type EXCL) for ShieldIIPt-PT-002B-CTLFireability-12
lola: result : false
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 72 (type EXCL) for 44 ShieldIIPt-PT-002B-CTLFireability-12
lola: time limit : 128 sec
lola: memory limit: 32 pages
lola: FINISHED task # 72 (type EXCL) for ShieldIIPt-PT-002B-CTLFireability-12
lola: result : true
lola: markings : 12
lola: fired transitions : 12
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 64 (type EXCL) for 63 ShieldIIPt-PT-002B-CTLFireability-13
lola: time limit : 150 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: FINISHED task # 64 (type EXCL) for ShieldIIPt-PT-002B-CTLFireability-13
lola: result : false
lola: markings : 8
lola: fired transitions : 16
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 67 (type EXCL) for 66 ShieldIIPt-PT-002B-CTLFireability-14
lola: time limit : 163 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 73 (type FNDP) for 3 ShieldIIPt-PT-002B-CTLFireability-01
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 74 (type EQUN) for 3 ShieldIIPt-PT-002B-CTLFireability-01
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: Created skeleton in 0.000000 secs.
lola: LAUNCH task # 77 (type SRCH) for 3 ShieldIIPt-PT-002B-CTLFireability-01
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 77 (type SRCH) for ShieldIIPt-PT-002B-CTLFireability-01
lola: result : unknown
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: Created skeleton in 0.000000 secs.
lola: LAUNCH task # 78 (type FNDP) for 3 ShieldIIPt-PT-002B-CTLFireability-01
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: FINISHED task # 73 (type FNDP) for ShieldIIPt-PT-002B-CTLFireability-01
lola: result : true
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: CANCELED task # 74 (type EQUN) for ShieldIIPt-PT-002B-CTLFireability-01 (obsolete)
lola: LAUNCH task # 79 (type EQUN) for 3 ShieldIIPt-PT-002B-CTLFireability-01
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 81 (type SRCH) for 3 ShieldIIPt-PT-002B-CTLFireability-01
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 81 (type SRCH) for ShieldIIPt-PT-002B-CTLFireability-01
lola: result : unknown
lola: time used : 0.000000
lola: memory pages used : 1
lola: FINISHED task # 78 (type FNDP) for ShieldIIPt-PT-002B-CTLFireability-01
lola: result : true
lola: fired transitions : 14
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: CANCELED task # 79 (type EQUN) for ShieldIIPt-PT-002B-CTLFireability-01 (obsolete)
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: Created skeleton in 0.000000 secs.
lola: FINISHED task # 79 (type EQUN) for ShieldIIPt-PT-002B-CTLFireability-01
lola: result : unknown
sara: try reading problem file /home/mcc/execution/379/CTLFireability-74.sara.

lola: FINISHED task # 74 (type EQUN) for ShieldIIPt-PT-002B-CTLFireability-01
lola: result : true
lola: rewrite Frontend/Parser/formula_rewrite.k:734
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:749
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 67 (type EXCL) for ShieldIIPt-PT-002B-CTLFireability-14
lola: result : true
lola: markings : 6673
lola: fired transitions : 29206
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 39 (type EXCL) for 38 ShieldIIPt-PT-002B-CTLFireability-10
lola: time limit : 240 sec
lola: memory limit: 32 pages
lola: planning for (null) stopped (result already fixed).
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldIIPt-PT-002B-CTLFireability-01: CONJ false findpath
ShieldIIPt-PT-002B-CTLFireability-03: CTL true CTL model checker
ShieldIIPt-PT-002B-CTLFireability-12: CONJ false state space / EG
ShieldIIPt-PT-002B-CTLFireability-13: CTL false CTL model checker
ShieldIIPt-PT-002B-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldIIPt-PT-002B-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-002B-CTLFireability-02: F 0 1 0 0 1 0 0 0
ShieldIIPt-PT-002B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-002B-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-002B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-002B-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-002B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-002B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-002B-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
ShieldIIPt-PT-002B-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-002B-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 5/327 5/32 ShieldIIPt-PT-002B-CTLFireability-10 906132 m, 181226 m/sec, 3171795 t fired, .

Time elapsed: 5 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldIIPt-PT-002B-CTLFireability-01: CONJ false findpath
ShieldIIPt-PT-002B-CTLFireability-03: CTL true CTL model checker
ShieldIIPt-PT-002B-CTLFireability-12: CONJ false state space / EG
ShieldIIPt-PT-002B-CTLFireability-13: CTL false CTL model checker
ShieldIIPt-PT-002B-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldIIPt-PT-002B-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-002B-CTLFireability-02: F 0 1 0 0 1 0 0 0
ShieldIIPt-PT-002B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-002B-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-002B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-002B-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-002B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-002B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-002B-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
ShieldIIPt-PT-002B-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-002B-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 10/327 8/32 ShieldIIPt-PT-002B-CTLFireability-10 1700171 m, 158807 m/sec, 6095719 t fired, .

Time elapsed: 10 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldIIPt-PT-002B-CTLFireability-01: CONJ false findpath
ShieldIIPt-PT-002B-CTLFireability-03: CTL true CTL model checker
ShieldIIPt-PT-002B-CTLFireability-12: CONJ false state space / EG
ShieldIIPt-PT-002B-CTLFireability-13: CTL false CTL model checker
ShieldIIPt-PT-002B-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldIIPt-PT-002B-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-002B-CTLFireability-02: F 0 1 0 0 1 0 0 0
ShieldIIPt-PT-002B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-002B-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-002B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-002B-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-002B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-002B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-002B-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
ShieldIIPt-PT-002B-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-002B-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 15/327 11/32 ShieldIIPt-PT-002B-CTLFireability-10 2361946 m, 132355 m/sec, 8580717 t fired, .

Time elapsed: 15 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldIIPt-PT-002B-CTLFireability-01: CONJ false findpath
ShieldIIPt-PT-002B-CTLFireability-03: CTL true CTL model checker
ShieldIIPt-PT-002B-CTLFireability-12: CONJ false state space / EG
ShieldIIPt-PT-002B-CTLFireability-13: CTL false CTL model checker
ShieldIIPt-PT-002B-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldIIPt-PT-002B-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-002B-CTLFireability-02: F 0 1 0 0 1 0 0 0
ShieldIIPt-PT-002B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-002B-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-002B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-002B-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-002B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-002B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-002B-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
ShieldIIPt-PT-002B-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-002B-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 20/327 14/32 ShieldIIPt-PT-002B-CTLFireability-10 2999829 m, 127576 m/sec, 11009769 t fired, .

Time elapsed: 20 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldIIPt-PT-002B-CTLFireability-01: CONJ false findpath
ShieldIIPt-PT-002B-CTLFireability-03: CTL true CTL model checker
ShieldIIPt-PT-002B-CTLFireability-12: CONJ false state space / EG
ShieldIIPt-PT-002B-CTLFireability-13: CTL false CTL model checker
ShieldIIPt-PT-002B-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldIIPt-PT-002B-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-002B-CTLFireability-02: F 0 1 0 0 1 0 0 0
ShieldIIPt-PT-002B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-002B-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-002B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-002B-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-002B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-002B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-002B-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
ShieldIIPt-PT-002B-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-002B-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 25/327 17/32 ShieldIIPt-PT-002B-CTLFireability-10 3737666 m, 147567 m/sec, 13847442 t fired, .

Time elapsed: 25 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldIIPt-PT-002B-CTLFireability-01: CONJ false findpath
ShieldIIPt-PT-002B-CTLFireability-03: CTL true CTL model checker
ShieldIIPt-PT-002B-CTLFireability-12: CONJ false state space / EG
ShieldIIPt-PT-002B-CTLFireability-13: CTL false CTL model checker
ShieldIIPt-PT-002B-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldIIPt-PT-002B-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-002B-CTLFireability-02: F 0 1 0 0 1 0 0 0
ShieldIIPt-PT-002B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-002B-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-002B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-002B-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-002B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-002B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-002B-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
ShieldIIPt-PT-002B-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-002B-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 30/327 20/32 ShieldIIPt-PT-002B-CTLFireability-10 4475640 m, 147594 m/sec, 16725711 t fired, .

Time elapsed: 30 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldIIPt-PT-002B-CTLFireability-01: CONJ false findpath
ShieldIIPt-PT-002B-CTLFireability-03: CTL true CTL model checker
ShieldIIPt-PT-002B-CTLFireability-12: CONJ false state space / EG
ShieldIIPt-PT-002B-CTLFireability-13: CTL false CTL model checker
ShieldIIPt-PT-002B-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldIIPt-PT-002B-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-002B-CTLFireability-02: F 0 1 0 0 1 0 0 0
ShieldIIPt-PT-002B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-002B-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-002B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-002B-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-002B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-002B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-002B-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
ShieldIIPt-PT-002B-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-002B-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 35/327 23/32 ShieldIIPt-PT-002B-CTLFireability-10 5098391 m, 124550 m/sec, 19157015 t fired, .

Time elapsed: 35 secs. Pages in use: 23
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldIIPt-PT-002B-CTLFireability-01: CONJ false findpath
ShieldIIPt-PT-002B-CTLFireability-03: CTL true CTL model checker
ShieldIIPt-PT-002B-CTLFireability-12: CONJ false state space / EG
ShieldIIPt-PT-002B-CTLFireability-13: CTL false CTL model checker
ShieldIIPt-PT-002B-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldIIPt-PT-002B-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-002B-CTLFireability-02: F 0 1 0 0 1 0 0 0
ShieldIIPt-PT-002B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-002B-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-002B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-002B-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-002B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-002B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-002B-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
ShieldIIPt-PT-002B-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-002B-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 40/327 26/32 ShieldIIPt-PT-002B-CTLFireability-10 5860740 m, 152469 m/sec, 22157767 t fired, .

Time elapsed: 40 secs. Pages in use: 26
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldIIPt-PT-002B-CTLFireability-01: CONJ false findpath
ShieldIIPt-PT-002B-CTLFireability-03: CTL true CTL model checker
ShieldIIPt-PT-002B-CTLFireability-12: CONJ false state space / EG
ShieldIIPt-PT-002B-CTLFireability-13: CTL false CTL model checker
ShieldIIPt-PT-002B-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldIIPt-PT-002B-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-002B-CTLFireability-02: F 0 1 0 0 1 0 0 0
ShieldIIPt-PT-002B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-002B-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-002B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-002B-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-002B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-002B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-002B-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
ShieldIIPt-PT-002B-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-002B-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 45/327 29/32 ShieldIIPt-PT-002B-CTLFireability-10 6607489 m, 149349 m/sec, 25097112 t fired, .

Time elapsed: 45 secs. Pages in use: 29
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 39 (type EXCL) for ShieldIIPt-PT-002B-CTLFireability-10 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldIIPt-PT-002B-CTLFireability-01: CONJ false findpath
ShieldIIPt-PT-002B-CTLFireability-03: CTL true CTL model checker
ShieldIIPt-PT-002B-CTLFireability-12: CONJ false state space / EG
ShieldIIPt-PT-002B-CTLFireability-13: CTL false CTL model checker
ShieldIIPt-PT-002B-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldIIPt-PT-002B-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-002B-CTLFireability-02: F 0 1 0 0 1 0 0 0
ShieldIIPt-PT-002B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-002B-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-002B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-002B-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-002B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-002B-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-002B-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ShieldIIPt-PT-002B-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-002B-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 50 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 36 (type EXCL) for 35 ShieldIIPt-PT-002B-CTLFireability-09
lola: time limit : 355 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldIIPt-PT-002B-CTLFireability-01: CONJ false findpath
ShieldIIPt-PT-002B-CTLFireability-03: CTL true CTL model checker
ShieldIIPt-PT-002B-CTLFireability-12: CONJ false state space / EG
ShieldIIPt-PT-002B-CTLFireability-13: CTL false CTL model checker
ShieldIIPt-PT-002B-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldIIPt-PT-002B-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-002B-CTLFireability-02: F 0 1 0 0 1 0 0 0
ShieldIIPt-PT-002B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-002B-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-002B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-002B-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-002B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-002B-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
ShieldIIPt-PT-002B-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ShieldIIPt-PT-002B-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-002B-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
36 CTL EXCL 5/355 9/32 ShieldIIPt-PT-002B-CTLFireability-09 1919890 m, 383978 m/sec, 4109194 t fired, .

Time elapsed: 55 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldIIPt-PT-002B-CTLFireability-01: CONJ false findpath
ShieldIIPt-PT-002B-CTLFireability-03: CTL true CTL model checker
ShieldIIPt-PT-002B-CTLFireability-12: CONJ false state space / EG
ShieldIIPt-PT-002B-CTLFireability-13: CTL false CTL model checker
ShieldIIPt-PT-002B-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldIIPt-PT-002B-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-002B-CTLFireability-02: F 0 1 0 0 1 0 0 0
ShieldIIPt-PT-002B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-002B-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-002B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-002B-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-002B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-002B-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
ShieldIIPt-PT-002B-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ShieldIIPt-PT-002B-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-002B-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
36 CTL EXCL 10/355 13/32 ShieldIIPt-PT-002B-CTLFireability-09 2869334 m, 189888 m/sec, 8605434 t fired, .

Time elapsed: 60 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldIIPt-PT-002B-CTLFireability-01: CONJ false findpath
ShieldIIPt-PT-002B-CTLFireability-03: CTL true CTL model checker
ShieldIIPt-PT-002B-CTLFireability-12: CONJ false state space / EG
ShieldIIPt-PT-002B-CTLFireability-13: CTL false CTL model checker
ShieldIIPt-PT-002B-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldIIPt-PT-002B-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-002B-CTLFireability-02: F 0 1 0 0 1 0 0 0
ShieldIIPt-PT-002B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-002B-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-002B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-002B-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-002B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-002B-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
ShieldIIPt-PT-002B-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ShieldIIPt-PT-002B-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-002B-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
36 CTL EXCL 15/355 17/32 ShieldIIPt-PT-002B-CTLFireability-09 3840123 m, 194157 m/sec, 12892055 t fired, .

Time elapsed: 65 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldIIPt-PT-002B-CTLFireability-01: CONJ false findpath
ShieldIIPt-PT-002B-CTLFireability-03: CTL true CTL model checker
ShieldIIPt-PT-002B-CTLFireability-12: CONJ false state space / EG
ShieldIIPt-PT-002B-CTLFireability-13: CTL false CTL model checker
ShieldIIPt-PT-002B-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldIIPt-PT-002B-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-002B-CTLFireability-02: F 0 1 0 0 1 0 0 0
ShieldIIPt-PT-002B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-002B-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-002B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-002B-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-002B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-002B-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
ShieldIIPt-PT-002B-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ShieldIIPt-PT-002B-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-002B-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
36 CTL EXCL 20/355 21/32 ShieldIIPt-PT-002B-CTLFireability-09 4662732 m, 164521 m/sec, 17188348 t fired, .

Time elapsed: 70 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldIIPt-PT-002B-CTLFireability-01: CONJ false findpath
ShieldIIPt-PT-002B-CTLFireability-03: CTL true CTL model checker
ShieldIIPt-PT-002B-CTLFireability-12: CONJ false state space / EG
ShieldIIPt-PT-002B-CTLFireability-13: CTL false CTL model checker
ShieldIIPt-PT-002B-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldIIPt-PT-002B-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-002B-CTLFireability-02: F 0 1 0 0 1 0 0 0
ShieldIIPt-PT-002B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-002B-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-002B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-002B-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-002B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-002B-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
ShieldIIPt-PT-002B-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ShieldIIPt-PT-002B-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-002B-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
36 CTL EXCL 25/355 25/32 ShieldIIPt-PT-002B-CTLFireability-09 5566231 m, 180699 m/sec, 21436169 t fired, .

Time elapsed: 75 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldIIPt-PT-002B-CTLFireability-01: CONJ false findpath
ShieldIIPt-PT-002B-CTLFireability-03: CTL true CTL model checker
ShieldIIPt-PT-002B-CTLFireability-12: CONJ false state space / EG
ShieldIIPt-PT-002B-CTLFireability-13: CTL false CTL model checker
ShieldIIPt-PT-002B-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldIIPt-PT-002B-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-002B-CTLFireability-02: F 0 1 0 0 1 0 0 0
ShieldIIPt-PT-002B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-002B-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-002B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-002B-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-002B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-002B-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
ShieldIIPt-PT-002B-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ShieldIIPt-PT-002B-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-002B-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
36 CTL EXCL 30/355 28/32 ShieldIIPt-PT-002B-CTLFireability-09 6369814 m, 160716 m/sec, 25673225 t fired, .

Time elapsed: 80 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldIIPt-PT-002B-CTLFireability-01: CONJ false findpath
ShieldIIPt-PT-002B-CTLFireability-03: CTL true CTL model checker
ShieldIIPt-PT-002B-CTLFireability-12: CONJ false state space / EG
ShieldIIPt-PT-002B-CTLFireability-13: CTL false CTL model checker
ShieldIIPt-PT-002B-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldIIPt-PT-002B-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-002B-CTLFireability-02: F 0 1 0 0 1 0 0 0
ShieldIIPt-PT-002B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-002B-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-002B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-002B-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-002B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-002B-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
ShieldIIPt-PT-002B-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ShieldIIPt-PT-002B-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-002B-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
36 CTL EXCL 35/355 32/32 ShieldIIPt-PT-002B-CTLFireability-09 7234087 m, 172854 m/sec, 29882850 t fired, .

Time elapsed: 85 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 36 (type EXCL) for ShieldIIPt-PT-002B-CTLFireability-09 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldIIPt-PT-002B-CTLFireability-01: CONJ false findpath
ShieldIIPt-PT-002B-CTLFireability-03: CTL true CTL model checker
ShieldIIPt-PT-002B-CTLFireability-12: CONJ false state space / EG
ShieldIIPt-PT-002B-CTLFireability-13: CTL false CTL model checker
ShieldIIPt-PT-002B-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldIIPt-PT-002B-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-002B-CTLFireability-02: F 0 1 0 0 1 0 0 0
ShieldIIPt-PT-002B-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-002B-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-002B-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-002B-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-002B-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-002B-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ShieldIIPt-PT-002B-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ShieldIIPt-PT-002B-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
ShieldIIPt-PT-002B-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 90 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 27 (type EXCL) for 26 ShieldIIPt-PT-002B-CTLFireability-06
lola: time limit : 390 sec
lola: memory limit: 32 pages
lola: FINISHED task # 27 (type EXCL) for ShieldIIPt-PT-002B-CTLFireability-06
lola: result : true
lola: markings : 38
lola: fired transitions : 37
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 24 (type EXCL) for 23 ShieldIIPt-PT-002B-CTLFireability-05
lola: time limit : 438 sec
lola: memory limit: 32 pages
lola: FINISHED task # 24 (type EXCL) for ShieldIIPt-PT-002B-CTLFireability-05
lola: result : true
lola: markings : 129
lola: fired transitions : 132
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 21 (type EXCL) for 20 ShieldIIPt-PT-002B-CTLFireability-04
lola: time limit : 501 sec
lola: memory limit: 32 pages
lola: FINISHED task # 21 (type EXCL) for ShieldIIPt-PT-002B-CTLFireability-04
lola: result : true
lola: markings : 117
lola: fired transitions : 120
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 1 (type EXCL) for 0 ShieldIIPt-PT-002B-CTLFireability-00
lola: time limit : 585 sec
lola: memory limit: 32 pages
lola: FINISHED task # 1 (type EXCL) for ShieldIIPt-PT-002B-CTLFireability-00
lola: result : false
lola: markings : 59
lola: fired transitions : 177
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 83 (type EXCL) for 14 ShieldIIPt-PT-002B-CTLFireability-02
lola: time limit : 702 sec
lola: memory limit: 32 pages
lola: FINISHED task # 83 (type EXCL) for ShieldIIPt-PT-002B-CTLFireability-02
lola: result : true
lola: markings : 3
lola: fired transitions : 3
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 70 (type EXCL) for 69 ShieldIIPt-PT-002B-CTLFireability-15
lola: time limit : 877 sec
lola: memory limit: 32 pages
lola: FINISHED task # 70 (type EXCL) for ShieldIIPt-PT-002B-CTLFireability-15
lola: result : true
lola: markings : 219
lola: fired transitions : 472
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 30 (type EXCL) for 29 ShieldIIPt-PT-002B-CTLFireability-07
lola: time limit : 1170 sec
lola: memory limit: 32 pages
lola: FINISHED task # 30 (type EXCL) for ShieldIIPt-PT-002B-CTLFireability-07
lola: result : false
lola: markings : 30213
lola: fired transitions : 52408
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 33 (type EXCL) for 32 ShieldIIPt-PT-002B-CTLFireability-08
lola: time limit : 1755 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldIIPt-PT-002B-CTLFireability-00: CTL false CTL model checker
ShieldIIPt-PT-002B-CTLFireability-01: CONJ false findpath
ShieldIIPt-PT-002B-CTLFireability-02: F false state space / EG
ShieldIIPt-PT-002B-CTLFireability-03: CTL true CTL model checker
ShieldIIPt-PT-002B-CTLFireability-04: CTL true CTL model checker
ShieldIIPt-PT-002B-CTLFireability-05: CTL true CTL model checker
ShieldIIPt-PT-002B-CTLFireability-06: CTL true CTL model checker
ShieldIIPt-PT-002B-CTLFireability-07: CTL false CTL model checker
ShieldIIPt-PT-002B-CTLFireability-12: CONJ false state space / EG
ShieldIIPt-PT-002B-CTLFireability-13: CTL false CTL model checker
ShieldIIPt-PT-002B-CTLFireability-14: CTL true CTL model checker
ShieldIIPt-PT-002B-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldIIPt-PT-002B-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
ShieldIIPt-PT-002B-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ShieldIIPt-PT-002B-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ShieldIIPt-PT-002B-CTLFireability-11: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 5/1755 7/32 ShieldIIPt-PT-002B-CTLFireability-08 1452334 m, 290466 m/sec, 5859888 t fired, .

Time elapsed: 95 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldIIPt-PT-002B-CTLFireability-00: CTL false CTL model checker
ShieldIIPt-PT-002B-CTLFireability-01: CONJ false findpath
ShieldIIPt-PT-002B-CTLFireability-02: F false state space / EG
ShieldIIPt-PT-002B-CTLFireability-03: CTL true CTL model checker
ShieldIIPt-PT-002B-CTLFireability-04: CTL true CTL model checker
ShieldIIPt-PT-002B-CTLFireability-05: CTL true CTL model checker
ShieldIIPt-PT-002B-CTLFireability-06: CTL true CTL model checker
ShieldIIPt-PT-002B-CTLFireability-07: CTL false CTL model checker
ShieldIIPt-PT-002B-CTLFireability-12: CONJ false state space / EG
ShieldIIPt-PT-002B-CTLFireability-13: CTL false CTL model checker
ShieldIIPt-PT-002B-CTLFireability-14: CTL true CTL model checker
ShieldIIPt-PT-002B-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldIIPt-PT-002B-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
ShieldIIPt-PT-002B-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ShieldIIPt-PT-002B-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ShieldIIPt-PT-002B-CTLFireability-11: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 10/1755 11/32 ShieldIIPt-PT-002B-CTLFireability-08 2581408 m, 225814 m/sec, 11228567 t fired, .

Time elapsed: 100 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldIIPt-PT-002B-CTLFireability-00: CTL false CTL model checker
ShieldIIPt-PT-002B-CTLFireability-01: CONJ false findpath
ShieldIIPt-PT-002B-CTLFireability-02: F false state space / EG
ShieldIIPt-PT-002B-CTLFireability-03: CTL true CTL model checker
ShieldIIPt-PT-002B-CTLFireability-04: CTL true CTL model checker
ShieldIIPt-PT-002B-CTLFireability-05: CTL true CTL model checker
ShieldIIPt-PT-002B-CTLFireability-06: CTL true CTL model checker
ShieldIIPt-PT-002B-CTLFireability-07: CTL false CTL model checker
ShieldIIPt-PT-002B-CTLFireability-12: CONJ false state space / EG
ShieldIIPt-PT-002B-CTLFireability-13: CTL false CTL model checker
ShieldIIPt-PT-002B-CTLFireability-14: CTL true CTL model checker
ShieldIIPt-PT-002B-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldIIPt-PT-002B-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
ShieldIIPt-PT-002B-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ShieldIIPt-PT-002B-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ShieldIIPt-PT-002B-CTLFireability-11: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 15/1755 16/32 ShieldIIPt-PT-002B-CTLFireability-08 3801313 m, 243981 m/sec, 16935923 t fired, .

Time elapsed: 105 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldIIPt-PT-002B-CTLFireability-00: CTL false CTL model checker
ShieldIIPt-PT-002B-CTLFireability-01: CONJ false findpath
ShieldIIPt-PT-002B-CTLFireability-02: F false state space / EG
ShieldIIPt-PT-002B-CTLFireability-03: CTL true CTL model checker
ShieldIIPt-PT-002B-CTLFireability-04: CTL true CTL model checker
ShieldIIPt-PT-002B-CTLFireability-05: CTL true CTL model checker
ShieldIIPt-PT-002B-CTLFireability-06: CTL true CTL model checker
ShieldIIPt-PT-002B-CTLFireability-07: CTL false CTL model checker
ShieldIIPt-PT-002B-CTLFireability-12: CONJ false state space / EG
ShieldIIPt-PT-002B-CTLFireability-13: CTL false CTL model checker
ShieldIIPt-PT-002B-CTLFireability-14: CTL true CTL model checker
ShieldIIPt-PT-002B-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldIIPt-PT-002B-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
ShieldIIPt-PT-002B-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ShieldIIPt-PT-002B-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ShieldIIPt-PT-002B-CTLFireability-11: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 20/1755 21/32 ShieldIIPt-PT-002B-CTLFireability-08 4960113 m, 231760 m/sec, 22421285 t fired, .

Time elapsed: 110 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldIIPt-PT-002B-CTLFireability-00: CTL false CTL model checker
ShieldIIPt-PT-002B-CTLFireability-01: CONJ false findpath
ShieldIIPt-PT-002B-CTLFireability-02: F false state space / EG
ShieldIIPt-PT-002B-CTLFireability-03: CTL true CTL model checker
ShieldIIPt-PT-002B-CTLFireability-04: CTL true CTL model checker
ShieldIIPt-PT-002B-CTLFireability-05: CTL true CTL model checker
ShieldIIPt-PT-002B-CTLFireability-06: CTL true CTL model checker
ShieldIIPt-PT-002B-CTLFireability-07: CTL false CTL model checker
ShieldIIPt-PT-002B-CTLFireability-12: CONJ false state space / EG
ShieldIIPt-PT-002B-CTLFireability-13: CTL false CTL model checker
ShieldIIPt-PT-002B-CTLFireability-14: CTL true CTL model checker
ShieldIIPt-PT-002B-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldIIPt-PT-002B-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
ShieldIIPt-PT-002B-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ShieldIIPt-PT-002B-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ShieldIIPt-PT-002B-CTLFireability-11: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 25/1755 25/32 ShieldIIPt-PT-002B-CTLFireability-08 5811880 m, 170353 m/sec, 26529474 t fired, .

Time elapsed: 115 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldIIPt-PT-002B-CTLFireability-00: CTL false CTL model checker
ShieldIIPt-PT-002B-CTLFireability-01: CONJ false findpath
ShieldIIPt-PT-002B-CTLFireability-02: F false state space / EG
ShieldIIPt-PT-002B-CTLFireability-03: CTL true CTL model checker
ShieldIIPt-PT-002B-CTLFireability-04: CTL true CTL model checker
ShieldIIPt-PT-002B-CTLFireability-05: CTL true CTL model checker
ShieldIIPt-PT-002B-CTLFireability-06: CTL true CTL model checker
ShieldIIPt-PT-002B-CTLFireability-07: CTL false CTL model checker
ShieldIIPt-PT-002B-CTLFireability-12: CONJ false state space / EG
ShieldIIPt-PT-002B-CTLFireability-13: CTL false CTL model checker
ShieldIIPt-PT-002B-CTLFireability-14: CTL true CTL model checker
ShieldIIPt-PT-002B-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldIIPt-PT-002B-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
ShieldIIPt-PT-002B-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ShieldIIPt-PT-002B-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ShieldIIPt-PT-002B-CTLFireability-11: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 30/1755 28/32 ShieldIIPt-PT-002B-CTLFireability-08 6602935 m, 158211 m/sec, 30383120 t fired, .

Time elapsed: 120 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldIIPt-PT-002B-CTLFireability-00: CTL false CTL model checker
ShieldIIPt-PT-002B-CTLFireability-01: CONJ false findpath
ShieldIIPt-PT-002B-CTLFireability-02: F false state space / EG
ShieldIIPt-PT-002B-CTLFireability-03: CTL true CTL model checker
ShieldIIPt-PT-002B-CTLFireability-04: CTL true CTL model checker
ShieldIIPt-PT-002B-CTLFireability-05: CTL true CTL model checker
ShieldIIPt-PT-002B-CTLFireability-06: CTL true CTL model checker
ShieldIIPt-PT-002B-CTLFireability-07: CTL false CTL model checker
ShieldIIPt-PT-002B-CTLFireability-12: CONJ false state space / EG
ShieldIIPt-PT-002B-CTLFireability-13: CTL false CTL model checker
ShieldIIPt-PT-002B-CTLFireability-14: CTL true CTL model checker
ShieldIIPt-PT-002B-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldIIPt-PT-002B-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
ShieldIIPt-PT-002B-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ShieldIIPt-PT-002B-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ShieldIIPt-PT-002B-CTLFireability-11: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 35/1755 32/32 ShieldIIPt-PT-002B-CTLFireability-08 7395795 m, 158572 m/sec, 34309980 t fired, .

Time elapsed: 125 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 33 (type EXCL) for ShieldIIPt-PT-002B-CTLFireability-08 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldIIPt-PT-002B-CTLFireability-00: CTL false CTL model checker
ShieldIIPt-PT-002B-CTLFireability-01: CONJ false findpath
ShieldIIPt-PT-002B-CTLFireability-02: F false state space / EG
ShieldIIPt-PT-002B-CTLFireability-03: CTL true CTL model checker
ShieldIIPt-PT-002B-CTLFireability-04: CTL true CTL model checker
ShieldIIPt-PT-002B-CTLFireability-05: CTL true CTL model checker
ShieldIIPt-PT-002B-CTLFireability-06: CTL true CTL model checker
ShieldIIPt-PT-002B-CTLFireability-07: CTL false CTL model checker
ShieldIIPt-PT-002B-CTLFireability-12: CONJ false state space / EG
ShieldIIPt-PT-002B-CTLFireability-13: CTL false CTL model checker
ShieldIIPt-PT-002B-CTLFireability-14: CTL true CTL model checker
ShieldIIPt-PT-002B-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldIIPt-PT-002B-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ShieldIIPt-PT-002B-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ShieldIIPt-PT-002B-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ShieldIIPt-PT-002B-CTLFireability-11: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 130 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 42 (type EXCL) for 41 ShieldIIPt-PT-002B-CTLFireability-11
lola: time limit : 3470 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldIIPt-PT-002B-CTLFireability-00: CTL false CTL model checker
ShieldIIPt-PT-002B-CTLFireability-01: CONJ false findpath
ShieldIIPt-PT-002B-CTLFireability-02: F false state space / EG
ShieldIIPt-PT-002B-CTLFireability-03: CTL true CTL model checker
ShieldIIPt-PT-002B-CTLFireability-04: CTL true CTL model checker
ShieldIIPt-PT-002B-CTLFireability-05: CTL true CTL model checker
ShieldIIPt-PT-002B-CTLFireability-06: CTL true CTL model checker
ShieldIIPt-PT-002B-CTLFireability-07: CTL false CTL model checker
ShieldIIPt-PT-002B-CTLFireability-12: CONJ false state space / EG
ShieldIIPt-PT-002B-CTLFireability-13: CTL false CTL model checker
ShieldIIPt-PT-002B-CTLFireability-14: CTL true CTL model checker
ShieldIIPt-PT-002B-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldIIPt-PT-002B-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ShieldIIPt-PT-002B-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ShieldIIPt-PT-002B-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ShieldIIPt-PT-002B-CTLFireability-11: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 5/3470 9/32 ShieldIIPt-PT-002B-CTLFireability-11 2150489 m, 430097 m/sec, 4231600 t fired, .

Time elapsed: 135 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldIIPt-PT-002B-CTLFireability-00: CTL false CTL model checker
ShieldIIPt-PT-002B-CTLFireability-01: CONJ false findpath
ShieldIIPt-PT-002B-CTLFireability-02: F false state space / EG
ShieldIIPt-PT-002B-CTLFireability-03: CTL true CTL model checker
ShieldIIPt-PT-002B-CTLFireability-04: CTL true CTL model checker
ShieldIIPt-PT-002B-CTLFireability-05: CTL true CTL model checker
ShieldIIPt-PT-002B-CTLFireability-06: CTL true CTL model checker
ShieldIIPt-PT-002B-CTLFireability-07: CTL false CTL model checker
ShieldIIPt-PT-002B-CTLFireability-12: CONJ false state space / EG
ShieldIIPt-PT-002B-CTLFireability-13: CTL false CTL model checker
ShieldIIPt-PT-002B-CTLFireability-14: CTL true CTL model checker
ShieldIIPt-PT-002B-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldIIPt-PT-002B-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ShieldIIPt-PT-002B-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ShieldIIPt-PT-002B-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ShieldIIPt-PT-002B-CTLFireability-11: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 10/3470 17/32 ShieldIIPt-PT-002B-CTLFireability-11 3970745 m, 364051 m/sec, 8254354 t fired, .

Time elapsed: 140 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldIIPt-PT-002B-CTLFireability-00: CTL false CTL model checker
ShieldIIPt-PT-002B-CTLFireability-01: CONJ false findpath
ShieldIIPt-PT-002B-CTLFireability-02: F false state space / EG
ShieldIIPt-PT-002B-CTLFireability-03: CTL true CTL model checker
ShieldIIPt-PT-002B-CTLFireability-04: CTL true CTL model checker
ShieldIIPt-PT-002B-CTLFireability-05: CTL true CTL model checker
ShieldIIPt-PT-002B-CTLFireability-06: CTL true CTL model checker
ShieldIIPt-PT-002B-CTLFireability-07: CTL false CTL model checker
ShieldIIPt-PT-002B-CTLFireability-12: CONJ false state space / EG
ShieldIIPt-PT-002B-CTLFireability-13: CTL false CTL model checker
ShieldIIPt-PT-002B-CTLFireability-14: CTL true CTL model checker
ShieldIIPt-PT-002B-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldIIPt-PT-002B-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ShieldIIPt-PT-002B-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ShieldIIPt-PT-002B-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ShieldIIPt-PT-002B-CTLFireability-11: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 15/3470 24/32 ShieldIIPt-PT-002B-CTLFireability-11 5759628 m, 357776 m/sec, 12187299 t fired, .

Time elapsed: 145 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldIIPt-PT-002B-CTLFireability-00: CTL false CTL model checker
ShieldIIPt-PT-002B-CTLFireability-01: CONJ false findpath
ShieldIIPt-PT-002B-CTLFireability-02: F false state space / EG
ShieldIIPt-PT-002B-CTLFireability-03: CTL true CTL model checker
ShieldIIPt-PT-002B-CTLFireability-04: CTL true CTL model checker
ShieldIIPt-PT-002B-CTLFireability-05: CTL true CTL model checker
ShieldIIPt-PT-002B-CTLFireability-06: CTL true CTL model checker
ShieldIIPt-PT-002B-CTLFireability-07: CTL false CTL model checker
ShieldIIPt-PT-002B-CTLFireability-12: CONJ false state space / EG
ShieldIIPt-PT-002B-CTLFireability-13: CTL false CTL model checker
ShieldIIPt-PT-002B-CTLFireability-14: CTL true CTL model checker
ShieldIIPt-PT-002B-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldIIPt-PT-002B-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ShieldIIPt-PT-002B-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ShieldIIPt-PT-002B-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ShieldIIPt-PT-002B-CTLFireability-11: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 20/3470 31/32 ShieldIIPt-PT-002B-CTLFireability-11 7465538 m, 341182 m/sec, 16056565 t fired, .

Time elapsed: 150 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 42 (type EXCL) for ShieldIIPt-PT-002B-CTLFireability-11 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldIIPt-PT-002B-CTLFireability-00: CTL false CTL model checker
ShieldIIPt-PT-002B-CTLFireability-01: CONJ false findpath
ShieldIIPt-PT-002B-CTLFireability-02: F false state space / EG
ShieldIIPt-PT-002B-CTLFireability-03: CTL true CTL model checker
ShieldIIPt-PT-002B-CTLFireability-04: CTL true CTL model checker
ShieldIIPt-PT-002B-CTLFireability-05: CTL true CTL model checker
ShieldIIPt-PT-002B-CTLFireability-06: CTL true CTL model checker
ShieldIIPt-PT-002B-CTLFireability-07: CTL false CTL model checker
ShieldIIPt-PT-002B-CTLFireability-12: CONJ false state space / EG
ShieldIIPt-PT-002B-CTLFireability-13: CTL false CTL model checker
ShieldIIPt-PT-002B-CTLFireability-14: CTL true CTL model checker
ShieldIIPt-PT-002B-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
ShieldIIPt-PT-002B-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
ShieldIIPt-PT-002B-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
ShieldIIPt-PT-002B-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
ShieldIIPt-PT-002B-CTLFireability-11: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 155 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: Portfolio finished: no open tasks 16

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
ShieldIIPt-PT-002B-CTLFireability-00: CTL false CTL model checker
ShieldIIPt-PT-002B-CTLFireability-01: CONJ false findpath
ShieldIIPt-PT-002B-CTLFireability-02: F false state space / EG
ShieldIIPt-PT-002B-CTLFireability-03: CTL true CTL model checker
ShieldIIPt-PT-002B-CTLFireability-04: CTL true CTL model checker
ShieldIIPt-PT-002B-CTLFireability-05: CTL true CTL model checker
ShieldIIPt-PT-002B-CTLFireability-06: CTL true CTL model checker
ShieldIIPt-PT-002B-CTLFireability-07: CTL false CTL model checker
ShieldIIPt-PT-002B-CTLFireability-08: CTL unknown AGGR
ShieldIIPt-PT-002B-CTLFireability-09: CTL unknown AGGR
ShieldIIPt-PT-002B-CTLFireability-10: CTL unknown AGGR
ShieldIIPt-PT-002B-CTLFireability-11: CTL unknown AGGR
ShieldIIPt-PT-002B-CTLFireability-12: CONJ false state space / EG
ShieldIIPt-PT-002B-CTLFireability-13: CTL false CTL model checker
ShieldIIPt-PT-002B-CTLFireability-14: CTL true CTL model checker
ShieldIIPt-PT-002B-CTLFireability-15: CTL true CTL model checker


Time elapsed: 155 secs. Pages in use: 32

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="ShieldIIPt-PT-002B"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is ShieldIIPt-PT-002B, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r391-oct2-167903715000202"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/ShieldIIPt-PT-002B.tgz
mv ShieldIIPt-PT-002B execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;