Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r362-smll-167891812400214.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
...........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool marciexred
Input is SafeBus-COL-06, examination is ReachabilityCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r362-smll-167891812400214
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 452K
-rw-r--r-- 1 mcc users 6.8K Feb 26 01:31 CTLCardinality.txt
-rw-r--r-- 1 mcc users 67K Feb 26 01:31 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.3K Feb 26 01:29 CTLFireability.txt
-rw-r--r-- 1 mcc users 47K Feb 26 01:29 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:41 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.5K Jan 29 11:41 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.6K Feb 25 16:49 LTLCardinality.txt
-rw-r--r-- 1 mcc users 26K Feb 25 16:49 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.1K Feb 25 16:49 LTLFireability.txt
-rw-r--r-- 1 mcc users 16K Feb 25 16:49 LTLFireability.xml
-rw-r--r-- 1 mcc users 8.0K Feb 26 01:38 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 76K Feb 26 01:38 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 11K Feb 26 01:37 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 92K Feb 26 01:37 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Feb 25 16:49 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Feb 25 16:49 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 Mar 5 18:23 equiv_pt
-rw-r--r-- 1 mcc users 3 Mar 5 18:23 instance
-rw-r--r-- 1 mcc users 5 Mar 5 18:23 iscolored
-rw-r--r-- 1 mcc users 42K Mar 5 18:23 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME SafeBus-COL-06-ReachabilityCardinality-00
FORMULA_NAME SafeBus-COL-06-ReachabilityCardinality-01
FORMULA_NAME SafeBus-COL-06-ReachabilityCardinality-02
FORMULA_NAME SafeBus-COL-06-ReachabilityCardinality-03
FORMULA_NAME SafeBus-COL-06-ReachabilityCardinality-04
FORMULA_NAME SafeBus-COL-06-ReachabilityCardinality-05
FORMULA_NAME SafeBus-COL-06-ReachabilityCardinality-06
FORMULA_NAME SafeBus-COL-06-ReachabilityCardinality-07
FORMULA_NAME SafeBus-COL-06-ReachabilityCardinality-08
FORMULA_NAME SafeBus-COL-06-ReachabilityCardinality-09
FORMULA_NAME SafeBus-COL-06-ReachabilityCardinality-10
FORMULA_NAME SafeBus-COL-06-ReachabilityCardinality-11
FORMULA_NAME SafeBus-COL-06-ReachabilityCardinality-12
FORMULA_NAME SafeBus-COL-06-ReachabilityCardinality-13
FORMULA_NAME SafeBus-COL-06-ReachabilityCardinality-14
FORMULA_NAME SafeBus-COL-06-ReachabilityCardinality-15

=== Now, execution of the tool begins

BK_START 1679014059869

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=marciexred
BK_EXAMINATION=ReachabilityCardinality
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=SafeBus-COL-06
Applying reductions before tool marcie
Invoking reducer
Running Version 202303021504
[2023-03-17 00:47:43] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, ReachabilityCardinality, -timeout, 360, -rebuildPNML]
[2023-03-17 00:47:43] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-17 00:47:43] [INFO ] Detected file is not PT type :http://www.pnml.org/version-2009/grammar/symmetricnet
log4j:WARN No appenders could be found for logger (org.apache.axiom.locator.DefaultOMMetaFactoryLocator).
log4j:WARN Please initialize the log4j system properly.
log4j:WARN See http://logging.apache.org/log4j/1.2/faq.html#noconfig for more info.
[2023-03-17 00:47:44] [WARNING] Using fallBack plugin, rng conformance not checked
[2023-03-17 00:47:44] [INFO ] Load time of PNML (colored model parsed with PNMLFW) : 1028 ms
[2023-03-17 00:47:44] [INFO ] Detected 1 constant HL places corresponding to 6 PT places.
[2023-03-17 00:47:44] [INFO ] Imported 20 HL places and 14 HL transitions for a total of 150 PT places and 2029.0 transition bindings in 43 ms.
Parsed 16 properties from file /home/mcc/execution/ReachabilityCardinality.xml in 38 ms.
Working with output stream class java.io.PrintStream
[2023-03-17 00:47:44] [INFO ] Built PT skeleton of HLPN with 20 places and 14 transitions 68 arcs in 8 ms.
[2023-03-17 00:47:44] [INFO ] Skeletonized 16 HLPN properties in 2 ms.
Remains 16 properties that can be checked using skeleton over-approximation.
Reduce places removed 3 places and 0 transitions.
Computed a total of 0 stabilizing places and 0 stable transitions
[2023-03-17 00:47:45] [INFO ] Flatten gal took : 32 ms
[2023-03-17 00:47:45] [INFO ] Flatten gal took : 9 ms
FORMULA SafeBus-COL-06-ReachabilityCardinality-01 FALSE TECHNIQUES CPN_APPROX
Domain [It(6), It(6)] of place AMC breaks symmetries in sort It
[2023-03-17 00:47:45] [INFO ] Unfolded HLPN to a Petri net with 150 places and 463 transitions 2962 arcs in 66 ms.
[2023-03-17 00:47:45] [INFO ] Unfolded 16 HLPN properties in 1 ms.
Deduced a syphon composed of 6 places in 2 ms
Reduce places removed 12 places and 12 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 1130 ms. (steps per millisecond=8 ) properties (out of 15) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 22 ms. (steps per millisecond=45 ) properties (out of 15) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 15 ms. (steps per millisecond=66 ) properties (out of 15) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 40 ms. (steps per millisecond=25 ) properties (out of 15) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 16 ms. (steps per millisecond=62 ) properties (out of 15) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 21 ms. (steps per millisecond=47 ) properties (out of 15) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 21 ms. (steps per millisecond=47 ) properties (out of 15) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 22 ms. (steps per millisecond=45 ) properties (out of 15) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 17 ms. (steps per millisecond=58 ) properties (out of 15) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 24 ms. (steps per millisecond=41 ) properties (out of 15) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 15) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 15 ms. (steps per millisecond=66 ) properties (out of 15) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 15) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 18 ms. (steps per millisecond=55 ) properties (out of 15) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 20 ms. (steps per millisecond=50 ) properties (out of 15) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 15) seen :0
Interrupted probabilistic random walk after 112492 steps, run timeout after 3001 ms. (steps per millisecond=37 ) properties seen :{}
Probabilistic random walk after 112492 steps, saw 53246 distinct states, run finished after 3004 ms. (steps per millisecond=37 ) properties seen :0
Running SMT prover for 15 properties.
[2023-03-17 00:47:49] [INFO ] Flow matrix only has 242 transitions (discarded 209 similar events)
// Phase 1: matrix 242 rows 138 cols
[2023-03-17 00:47:49] [INFO ] Computed 29 place invariants in 33 ms
[2023-03-17 00:47:50] [INFO ] [Real]Absence check using 13 positive place invariants in 16 ms returned sat
[2023-03-17 00:47:50] [INFO ] [Real]Absence check using 13 positive and 16 generalized place invariants in 33 ms returned sat
[2023-03-17 00:47:50] [INFO ] After 442ms SMT Verify possible using all constraints in real domain returned unsat :2 sat :0 real:13
[2023-03-17 00:47:50] [INFO ] [Nat]Absence check using 13 positive place invariants in 10 ms returned sat
[2023-03-17 00:47:50] [INFO ] [Nat]Absence check using 13 positive and 16 generalized place invariants in 14 ms returned sat
[2023-03-17 00:47:50] [INFO ] After 314ms SMT Verify possible using all constraints in natural domain returned unsat :15 sat :0
FORMULA SafeBus-COL-06-ReachabilityCardinality-15 FALSE TECHNIQUES STRUCTURAL_REDUCTION TOPOLOGICAL SAT_SMT
FORMULA SafeBus-COL-06-ReachabilityCardinality-14 TRUE TECHNIQUES STRUCTURAL_REDUCTION TOPOLOGICAL SAT_SMT
FORMULA SafeBus-COL-06-ReachabilityCardinality-13 TRUE TECHNIQUES STRUCTURAL_REDUCTION TOPOLOGICAL SAT_SMT
FORMULA SafeBus-COL-06-ReachabilityCardinality-12 TRUE TECHNIQUES STRUCTURAL_REDUCTION TOPOLOGICAL SAT_SMT
FORMULA SafeBus-COL-06-ReachabilityCardinality-11 TRUE TECHNIQUES STRUCTURAL_REDUCTION TOPOLOGICAL SAT_SMT
FORMULA SafeBus-COL-06-ReachabilityCardinality-10 FALSE TECHNIQUES STRUCTURAL_REDUCTION TOPOLOGICAL SAT_SMT
FORMULA SafeBus-COL-06-ReachabilityCardinality-09 FALSE TECHNIQUES STRUCTURAL_REDUCTION TOPOLOGICAL SAT_SMT
FORMULA SafeBus-COL-06-ReachabilityCardinality-08 FALSE TECHNIQUES STRUCTURAL_REDUCTION TOPOLOGICAL SAT_SMT
FORMULA SafeBus-COL-06-ReachabilityCardinality-07 FALSE TECHNIQUES STRUCTURAL_REDUCTION TOPOLOGICAL SAT_SMT
FORMULA SafeBus-COL-06-ReachabilityCardinality-06 FALSE TECHNIQUES STRUCTURAL_REDUCTION TOPOLOGICAL SAT_SMT
FORMULA SafeBus-COL-06-ReachabilityCardinality-05 TRUE TECHNIQUES STRUCTURAL_REDUCTION TOPOLOGICAL SAT_SMT
FORMULA SafeBus-COL-06-ReachabilityCardinality-04 TRUE TECHNIQUES STRUCTURAL_REDUCTION TOPOLOGICAL SAT_SMT
FORMULA SafeBus-COL-06-ReachabilityCardinality-03 TRUE TECHNIQUES STRUCTURAL_REDUCTION TOPOLOGICAL SAT_SMT
FORMULA SafeBus-COL-06-ReachabilityCardinality-02 TRUE TECHNIQUES STRUCTURAL_REDUCTION TOPOLOGICAL SAT_SMT
FORMULA SafeBus-COL-06-ReachabilityCardinality-00 TRUE TECHNIQUES STRUCTURAL_REDUCTION TOPOLOGICAL SAT_SMT
Fused 15 Parikh solutions to 0 different solutions.
Parikh walk visited 0 properties in 1 ms.
All properties solved without resorting to model-checking.
Total runtime 7106 ms.
timeout --kill-after=10s --signal=SIGINT 1m for testing only

Marcie built on Linux at 2019-11-18.
A model checker for Generalized Stochastic Petri nets

authors: Alex Tovchigrechko (IDD package and CTL model checking)

Martin Schwarick (Symbolic numerical analysis and CSL model checking)

Christian Rohr (Simulative and approximative numerical model checking)

marcie@informatik.tu-cottbus.de

called as: /home/mcc/BenchKit/bin//../reducer/bin//../../marcie/bin/marcie --net-file=model.pnml --mcc-file=ReachabilityCardinality.xml --memory=6 --mcc-mode

parse successfull
net created successfully

Unfolding complete |P|=150|T|=463|A|=3022
Time for unfolding: 0m 1.558sec

Net: SafeBus_COL_06
(NrP: 150 NrTr: 463 NrArc: 3022)

parse formulas
formulas created successfully
place and transition orderings generation:0m 0.015sec

net check time: 0m 0.000sec

init dd package: 0m 3.304sec


RS generation: 10m32.801sec


-> reachability set: #nodes 605583 (6.1e+05) #states 6,816,756 (6)



starting MCC model checker
--------------------------

checking: EF [29<=R_tout_dot]
normalized: E [true U 29<=R_tout_dot]

abstracting: (29<=R_tout_dot)
states: 0
-> the formula is FALSE

FORMULA SafeBus-COL-06-ReachabilityCardinality-08 FALSE TECHNIQUES SEQUENTIAL_PROCESSING DECISION_DIAGRAMS UNFOLDING_TO_PT

MC time: 0m 0.365sec

checking: AG [FMCb_dot<=3]
normalized: ~ [E [true U ~ [FMCb_dot<=3]]]

abstracting: (FMCb_dot<=3)
states: 6,816,756 (6)
-> the formula is TRUE

FORMULA SafeBus-COL-06-ReachabilityCardinality-13 TRUE TECHNIQUES SEQUENTIAL_PROCESSING DECISION_DIAGRAMS UNFOLDING_TO_PT

MC time: 0m 0.006sec

checking: EF [~ [sum(msgl_It6, msgl_It5, msgl_It4, msgl_It3, msgl_It2, msgl_It1)<=43]]
normalized: E [true U ~ [sum(msgl_It6, msgl_It5, msgl_It4, msgl_It3, msgl_It2, msgl_It1)<=43]]

abstracting: (sum(msgl_It6, msgl_It5, msgl_It4, msgl_It3, msgl_It2, msgl_It1)<=43)
states: 6,816,756 (6)
-> the formula is FALSE

FORMULA SafeBus-COL-06-ReachabilityCardinality-01 FALSE TECHNIQUES SEQUENTIAL_PROCESSING DECISION_DIAGRAMS UNFOLDING_TO_PT

MC time: 0m 0.526sec

checking: AG [~ [85<=sum(listen_It6, listen_It5, listen_It4, listen_It3, listen_It2, listen_It1)]]
normalized: ~ [E [true U 85<=sum(listen_It6, listen_It5, listen_It4, listen_It3, listen_It2, listen_It1)]]

abstracting: (85<=sum(listen_It6, listen_It5, listen_It4, listen_It3, listen_It2, listen_It1))
states: 0
-> the formula is TRUE

FORMULA SafeBus-COL-06-ReachabilityCardinality-04 TRUE TECHNIQUES SEQUENTIAL_PROCESSING DECISION_DIAGRAMS UNFOLDING_TO_PT

MC time: 0m 0.036sec

checking: EF [88<=sum(PMC_It6, PMC_It5, PMC_It4, PMC_It3, PMC_It2, PMC_It1)]
normalized: E [true U 88<=sum(PMC_It6, PMC_It5, PMC_It4, PMC_It3, PMC_It2, PMC_It1)]

abstracting: (88<=sum(PMC_It6, PMC_It5, PMC_It4, PMC_It3, PMC_It2, PMC_It1))
states: 0
-> the formula is FALSE

FORMULA SafeBus-COL-06-ReachabilityCardinality-06 FALSE TECHNIQUES SEQUENTIAL_PROCESSING DECISION_DIAGRAMS UNFOLDING_TO_PT

MC time: 0m 0.036sec

checking: EF [61<=sum(RMC_It6, RMC_It5, RMC_It4, RMC_It3, RMC_It2, RMC_It1)]
normalized: E [true U 61<=sum(RMC_It6, RMC_It5, RMC_It4, RMC_It3, RMC_It2, RMC_It1)]

abstracting: (61<=sum(RMC_It6, RMC_It5, RMC_It4, RMC_It3, RMC_It2, RMC_It1))
states: 0
-> the formula is FALSE

FORMULA SafeBus-COL-06-ReachabilityCardinality-15 FALSE TECHNIQUES SEQUENTIAL_PROCESSING DECISION_DIAGRAMS UNFOLDING_TO_PT

MC time: 0m 0.036sec

checking: EF [sum(msgl_It6, msgl_It5, msgl_It4, msgl_It3, msgl_It2, msgl_It1)<=ACK_dot]
normalized: E [true U sum(msgl_It6, msgl_It5, msgl_It4, msgl_It3, msgl_It2, msgl_It1)<=ACK_dot]

abstracting: (sum(msgl_It6, msgl_It5, msgl_It4, msgl_It3, msgl_It2, msgl_It1)<=ACK_dot)
states: 0
-> the formula is FALSE

FORMULA SafeBus-COL-06-ReachabilityCardinality-10 FALSE TECHNIQUES SEQUENTIAL_PROCESSING DECISION_DIAGRAMS UNFOLDING_TO_PT

MC time: 0m 0.387sec

checking: AG [sum(PMC_It6, PMC_It5, PMC_It4, PMC_It3, PMC_It2, PMC_It1)<=sum(cable_used_It6, cable_used_It5, cable_used_It4, cable_used_It3, cable_used_It2, cable_used_It1)]
normalized: ~ [E [true U ~ [sum(PMC_It6, PMC_It5, PMC_It4, PMC_It3, PMC_It2, PMC_It1)<=sum(cable_used_It6, cable_used_It5, cable_used_It4, cable_used_It3, cable_used_It2, cable_used_It1)]]]

abstracting: (sum(PMC_It6, PMC_It5, PMC_It4, PMC_It3, PMC_It2, PMC_It1)<=sum(cable_used_It6, cable_used_It5, cable_used_It4, cable_used_It3, cable_used_It2, cable_used_It1))
states: 6,816,756 (6)
-> the formula is TRUE

FORMULA SafeBus-COL-06-ReachabilityCardinality-02 TRUE TECHNIQUES SEQUENTIAL_PROCESSING DECISION_DIAGRAMS UNFOLDING_TO_PT

MC time: 0m 0.571sec

checking: AG [~ [[47<=T_out_dot & sum(PMC_It6, PMC_It5, PMC_It4, PMC_It3, PMC_It2, PMC_It1)<=sum(PMC_It6, PMC_It5, PMC_It4, PMC_It3, PMC_It2, PMC_It1)]]]
normalized: ~ [E [true U [47<=T_out_dot & sum(PMC_It6, PMC_It5, PMC_It4, PMC_It3, PMC_It2, PMC_It1)<=sum(PMC_It6, PMC_It5, PMC_It4, PMC_It3, PMC_It2, PMC_It1)]]]

abstracting: (sum(PMC_It6, PMC_It5, PMC_It4, PMC_It3, PMC_It2, PMC_It1)<=sum(PMC_It6, PMC_It5, PMC_It4, PMC_It3, PMC_It2, PMC_It1))
states: 6,816,756 (6)
abstracting: (47<=T_out_dot)
states: 0
-> the formula is TRUE

FORMULA SafeBus-COL-06-ReachabilityCardinality-12 TRUE TECHNIQUES SEQUENTIAL_PROCESSING DECISION_DIAGRAMS UNFOLDING_TO_PT

MC time: 0m 0.358sec

checking: AG [sum(wait_ack_It6_It6, wait_ack_It6_It5, wait_ack_It6_It4, wait_ack_It6_It3, wait_ack_It6_It2, wait_ack_It6_It1, wait_ack_It5_It6, wait_ack_It5_It5, wait_ack_It5_It4, wait_ack_It5_It3, wait_ack_It5_It2, wait_ack_It5_It1, wait_ack_It4_It6, wait_ack_It4_It5, wait_ack_It4_It4, wait_ack_It4_It3, wait_ack_It4_It2, wait_ack_It4_It1, wait_ack_It3_It6, wait_ack_It3_It5, wait_ack_It3_It4, wait_ack_It3_It3, wait_ack_It3_It2, wait_ack_It3_It1, wait_ack_It2_It6, wait_ack_It2_It5, wait_ack_It2_It4, wait_ack_It2_It3, wait_ack_It2_It2, wait_ack_It2_It1, wait_ack_It1_It6, wait_ack_It1_It5, wait_ack_It1_It4, wait_ack_It1_It3, wait_ack_It1_It2, wait_ack_It1_It1)<=4]
normalized: ~ [E [true U ~ [sum(wait_ack_It6_It6, wait_ack_It6_It5, wait_ack_It6_It4, wait_ack_It6_It3, wait_ack_It6_It2, wait_ack_It6_It1, wait_ack_It5_It6, wait_ack_It5_It5, wait_ack_It5_It4, wait_ack_It5_It3, wait_ack_It5_It2, wait_ack_It5_It1, wait_ack_It4_It6, wait_ack_It4_It5, wait_ack_It4_It4, wait_ack_It4_It3, wait_ack_It4_It2, wait_ack_It4_It1, wait_ack_It3_It6, wait_ack_It3_It5, wait_ack_It3_It4, wait_ack_It3_It3, wait_ack_It3_It2, wait_ack_It3_It1, wait_ack_It2_It6, wait_ack_It2_It5, wait_ack_It2_It4, wait_ack_It2_It3, wait_ack_It2_It2, wait_ack_It2_It1, wait_ack_It1_It6, wait_ack_It1_It5, wait_ack_It1_It4, wait_ack_It1_It3, wait_ack_It1_It2, wait_ack_It1_It1)<=4]]]

abstracting: (sum(wait_ack_It6_It6, wait_ack_It6_It5, wait_ack_It6_It4, wait_ack_It6_It3, wait_ack_It6_It2, wait_ack_It6_It1, wait_ack_It5_It6, wait_ack_It5_It5, wait_ack_It5_It4, wait_ack_It5_It3, wait_ack_It5_It2, wait_ack_It5_It1, wait_ack_It4_It6, wait_ack_It4_It5, wait_ack_It4_It4, wait_ack_It4_It3, wait_ack_It4_It2, wait_ack_It4_It1, wait_ack_It3_It6, wait_ack_It3_It5, wait_ack_It3_It4, wait_ack_It3_It3, wait_ack_It3_It2, wait_ack_It3_It1, wait_ack_It2_It6, wait_ack_It2_It5, wait_ack_It2_It4, wait_ack_It2_It3, wait_ack_It2_It2, wait_ack_It2_It1, wait_ack_It1_It6, wait_ack_It1_It5, wait_ack_It1_It4, wait_ack_It1_It3, wait_ack_It1_It2, wait_ack_It1_It1)<=4)
MC time: 7m 3.021sec

checking: AG [[[~ [R_tout_dot<=49] & sum(wait_msg_It6, wait_msg_It5, wait_msg_It4, wait_msg_It3, wait_msg_It2, wait_msg_It1)<=10] | ~ [[[~ [sum(RMC_It6, RMC_It5, RMC_It4, RMC_It3, RMC_It2, RMC_It1)<=sum(Cpt1_It6, Cpt1_It5, Cpt1_It4, Cpt1_It3, Cpt1_It2, Cpt1_It1)] & ~ [[[[sum(PMC_It6, PMC_It5, PMC_It4, PMC_It3, PMC_It2, PMC_It1)<=13 | 89<=sum(Cpt2_It6, Cpt2_It5, Cpt2_It4, Cpt2_It3, Cpt2_It2, Cpt2_It1)] & [sum(msgl_It6, msgl_It5, msgl_It4, msgl_It3, msgl_It2, msgl_It1)<=cable_free_dot | FMCb_dot<=3]] & ~ [[60<=ACK_dot & sum(PMC_It6, PMC_It5, PMC_It4, PMC_It3, PMC_It2, PMC_It1)<=R_tout_dot]]]]] & ACK_dot<=20]]]]
normalized: ~ [E [true U ~ [[~ [[ACK_dot<=20 & [~ [sum(RMC_It6, RMC_It5, RMC_It4, RMC_It3, RMC_It2, RMC_It1)<=sum(Cpt1_It6, Cpt1_It5, Cpt1_It4, Cpt1_It3, Cpt1_It2, Cpt1_It1)] & ~ [[~ [[60<=ACK_dot & sum(PMC_It6, PMC_It5, PMC_It4, PMC_It3, PMC_It2, PMC_It1)<=R_tout_dot]] & [[sum(PMC_It6, PMC_It5, PMC_It4, PMC_It3, PMC_It2, PMC_It1)<=13 | 89<=sum(Cpt2_It6, Cpt2_It5, Cpt2_It4, Cpt2_It3, Cpt2_It2, Cpt2_It1)] & [sum(msgl_It6, msgl_It5, msgl_It4, msgl_It3, msgl_It2, msgl_It1)<=cable_free_dot | FMCb_dot<=3]]]]]]] | [sum(wait_msg_It6, wait_msg_It5, wait_msg_It4, wait_msg_It3, wait_msg_It2, wait_msg_It1)<=10 & ~ [R_tout_dot<=49]]]]]]

abstracting: (R_tout_dot<=49)
states: 6,816,756 (6)
abstracting: (sum(wait_msg_It6, wait_msg_It5, wait_msg_It4, wait_msg_It3, wait_msg_It2, wait_msg_It1)<=10)
states: 6,816,756 (6)
abstracting: (FMCb_dot<=3)
states: 6,816,756 (6)
abstracting: (sum(msgl_It6, msgl_It5, msgl_It4, msgl_It3, msgl_It2, msgl_It1)<=cable_free_dot)
states: 0
abstracting: (89<=sum(Cpt2_It6, Cpt2_It5, Cpt2_It4, Cpt2_It3, Cpt2_It2, Cpt2_It1))
states: 0
abstracting: (sum(PMC_It6, PMC_It5, PMC_It4, PMC_It3, PMC_It2, PMC_It1)<=13)
states: 6,816,756 (6)
abstracting: (sum(PMC_It6, PMC_It5, PMC_It4, PMC_It3, PMC_It2, PMC_It1)<=R_tout_dot)
states: 6,631,572 (6)
abstracting: (60<=ACK_dot)
states: 0
abstracting: (sum(RMC_It6, RMC_It5, RMC_It4, RMC_It3, RMC_It2, RMC_It1)<=sum(Cpt1_It6, Cpt1_It5, Cpt1_It4, Cpt1_It3, Cpt1_It2, Cpt1_It1))
states: 5,580,096 (6)
abstracting: (ACK_dot<=20)
states: 6,816,756 (6)
-> the formula is TRUE

FORMULA SafeBus-COL-06-ReachabilityCardinality-11 TRUE TECHNIQUES SEQUENTIAL_PROCESSING DECISION_DIAGRAMS UNFOLDING_TO_PT

MC time: 0m 4.202sec

checking: AG [[[52<=S_tout_dot | sum(PMC_It6, PMC_It5, PMC_It4, PMC_It3, PMC_It2, PMC_It1)<=sum(cable_used_It6, cable_used_It5, cable_used_It4, cable_used_It3, cable_used_It2, cable_used_It1)] | [sum(MSG_It6, MSG_It5, MSG_It4, MSG_It3, MSG_It2, MSG_It1)<=55 | [[cable_free_dot<=78 | [~ [[~ [[sum(wait_msg_It6, wait_msg_It5, wait_msg_It4, wait_msg_It3, wait_msg_It2, wait_msg_It1)<=sum(wait_cable_It6, wait_cable_It5, wait_cable_It4, wait_cable_It3, wait_cable_It2, wait_cable_It1) & 34<=sum(msgl_It6, msgl_It5, msgl_It4, msgl_It3, msgl_It2, msgl_It1)]] | [[R_tout_dot<=33 & 91<=sum(MSG_It6, MSG_It5, MSG_It4, MSG_It3, MSG_It2, MSG_It1)] & ~ [sum(PMC_It6, PMC_It5, PMC_It4, PMC_It3, PMC_It2, PMC_It1)<=ACK_dot]]]] | ~ [sum(RMC_It6, RMC_It5, RMC_It4, RMC_It3, RMC_It2, RMC_It1)<=42]]] & [[[sum(RMC_It6, RMC_It5, RMC_It4, RMC_It3, RMC_It2, RMC_It1)<=54 | sum(MSG_It6, MSG_It5, MSG_It4, MSG_It3, MSG_It2, MSG_It1)<=sum(wait_msg_It6, wait_msg_It5, wait_msg_It4, wait_msg_It3, wait_msg_It2, wait_msg_It1)] & 45<=sum(FMC_It6, FMC_It5, FMC_It4, FMC_It3, FMC_It2, FMC_It1)] & ~ [[[~ [R_tout_dot<=39] & sum(msgl_It6, msgl_It5, msgl_It4, msgl_It3, msgl_It2, msgl_It1)<=76] | ~ [[sum(FMC_It6, FMC_It5, FMC_It4, FMC_It3, FMC_It2, FMC_It1)<=37 | sum(wait_ack_It6_It6, wait_ack_It6_It5, wait_ack_It6_It4, wait_ack_It6_It3, wait_ack_It6_It2, wait_ack_It6_It1, wait_ack_It5_It6, wait_ack_It5_It5, wait_ack_It5_It4, wait_ack_It5_It3, wait_ack_It5_It2, wait_ack_It5_It1, wait_ack_It4_It6, wait_ack_It4_It5, wait_ack_It4_It4, wait_ack_It4_It3, wait_ack_It4_It2, wait_ack_It4_It1, wait_ack_It3_It6, wait_ack_It3_It5, wait_ack_It3_It4, wait_ack_It3_It3, wait_ack_It3_It2, wait_ack_It3_It1, wait_ack_It2_It6, wait_ack_It2_It5, wait_ack_It2_It4, wait_ack_It2_It3, wait_ack_It2_It2, wait_ack_It2_It1, wait_ack_It1_It6, wait_ack_It1_It5, wait_ack_It1_It4, wait_ack_It1_It3, wait_ack_It1_It2, wait_ack_It1_It1)<=92]]]]]]]]]
normalized: ~ [E [true U ~ [[[sum(MSG_It6, MSG_It5, MSG_It4, MSG_It3, MSG_It2, MSG_It1)<=55 | [[cable_free_dot<=78 | [~ [[[~ [sum(PMC_It6, PMC_It5, PMC_It4, PMC_It3, PMC_It2, PMC_It1)<=ACK_dot] & [R_tout_dot<=33 & 91<=sum(MSG_It6, MSG_It5, MSG_It4, MSG_It3, MSG_It2, MSG_It1)]] | ~ [[sum(wait_msg_It6, wait_msg_It5, wait_msg_It4, wait_msg_It3, wait_msg_It2, wait_msg_It1)<=sum(wait_cable_It6, wait_cable_It5, wait_cable_It4, wait_cable_It3, wait_cable_It2, wait_cable_It1) & 34<=sum(msgl_It6, msgl_It5, msgl_It4, msgl_It3, msgl_It2, msgl_It1)]]]] | ~ [sum(RMC_It6, RMC_It5, RMC_It4, RMC_It3, RMC_It2, RMC_It1)<=42]]] & [~ [[[sum(msgl_It6, msgl_It5, msgl_It4, msgl_It3, msgl_It2, msgl_It1)<=76 & ~ [R_tout_dot<=39]] | ~ [[sum(FMC_It6, FMC_It5, FMC_It4, FMC_It3, FMC_It2, FMC_It1)<=37 | sum(wait_ack_It6_It6, wait_ack_It6_It5, wait_ack_It6_It4, wait_ack_It6_It3, wait_ack_It6_It2, wait_ack_It6_It1, wait_ack_It5_It6, wait_ack_It5_It5, wait_ack_It5_It4, wait_ack_It5_It3, wait_ack_It5_It2, wait_ack_It5_It1, wait_ack_It4_It6, wait_ack_It4_It5, wait_ack_It4_It4, wait_ack_It4_It3, wait_ack_It4_It2, wait_ack_It4_It1, wait_ack_It3_It6, wait_ack_It3_It5, wait_ack_It3_It4, wait_ack_It3_It3, wait_ack_It3_It2, wait_ack_It3_It1, wait_ack_It2_It6, wait_ack_It2_It5, wait_ack_It2_It4, wait_ack_It2_It3, wait_ack_It2_It2, wait_ack_It2_It1, wait_ack_It1_It6, wait_ack_It1_It5, wait_ack_It1_It4, wait_ack_It1_It3, wait_ack_It1_It2, wait_ack_It1_It1)<=92]]]] & [45<=sum(FMC_It6, FMC_It5, FMC_It4, FMC_It3, FMC_It2, FMC_It1) & [sum(RMC_It6, RMC_It5, RMC_It4, RMC_It3, RMC_It2, RMC_It1)<=54 | sum(MSG_It6, MSG_It5, MSG_It4, MSG_It3, MSG_It2, MSG_It1)<=sum(wait_msg_It6, wait_msg_It5, wait_msg_It4, wait_msg_It3, wait_msg_It2, wait_msg_It1)]]]]] | [52<=S_tout_dot | sum(PMC_It6, PMC_It5, PMC_It4, PMC_It3, PMC_It2, PMC_It1)<=sum(cable_used_It6, cable_used_It5, cable_used_It4, cable_used_It3, cable_used_It2, cable_used_It1)]]]]]

abstracting: (sum(PMC_It6, PMC_It5, PMC_It4, PMC_It3, PMC_It2, PMC_It1)<=sum(cable_used_It6, cable_used_It5, cable_used_It4, cable_used_It3, cable_used_It2, cable_used_It1))
states: 6,816,756 (6)
abstracting: (52<=S_tout_dot)
states: 0
abstracting: (sum(MSG_It6, MSG_It5, MSG_It4, MSG_It3, MSG_It2, MSG_It1)<=sum(wait_msg_It6, wait_msg_It5, wait_msg_It4, wait_msg_It3, wait_msg_It2, wait_msg_It1))
states: 6,021,876 (6)
abstracting: (sum(RMC_It6, RMC_It5, RMC_It4, RMC_It3, RMC_It2, RMC_It1)<=54)
states: 6,816,756 (6)
abstracting: (45<=sum(FMC_It6, FMC_It5, FMC_It4, FMC_It3, FMC_It2, FMC_It1))
states: 0
abstracting: (sum(wait_ack_It6_It6, wait_ack_It6_It5, wait_ack_It6_It4, wait_ack_It6_It3, wait_ack_It6_It2, wait_ack_It6_It1, wait_ack_It5_It6, wait_ack_It5_It5, wait_ack_It5_It4, wait_ack_It5_It3, wait_ack_It5_It2, wait_ack_It5_It1, wait_ack_It4_It6, wait_ack_It4_It5, wait_ack_It4_It4, wait_ack_It4_It3, wait_ack_It4_It2, wait_ack_It4_It1, wait_ack_It3_It6, wait_ack_It3_It5, wait_ack_It3_It4, wait_ack_It3_It3, wait_ack_It3_It2, wait_ack_It3_It1, wait_ack_It2_It6, wait_ack_It2_It5, wait_ack_It2_It4, wait_ack_It2_It3, wait_ack_It2_It2, wait_ack_It2_It1, wait_ack_It1_It6, wait_ack_It1_It5, wait_ack_It1_It4, wait_ack_It1_It3, wait_ack_It1_It2, wait_ack_It1_It1)<=92)
MC time: 7m 3.000sec

checking: EF [[sum(cable_used_It6, cable_used_It5, cable_used_It4, cable_used_It3, cable_used_It2, cable_used_It1)<=96 & [[48<=sum(loop_em_It6, loop_em_It5, loop_em_It4, loop_em_It3, loop_em_It2, loop_em_It1) | 33<=R_tout_dot] | [[[[29<=ACK_dot | ~ [FMCb_dot<=26]] & sum(loop_em_It6, loop_em_It5, loop_em_It4, loop_em_It3, loop_em_It2, loop_em_It1)<=sum(Cpt1_It6, Cpt1_It5, Cpt1_It4, Cpt1_It3, Cpt1_It2, Cpt1_It1)] & [[~ [[~ [3<=sum(AMC_It6_It6, AMC_It6_It5, AMC_It6_It4, AMC_It6_It3, AMC_It6_It2, AMC_It6_It1, AMC_It5_It6, AMC_It5_It5, AMC_It5_It4, AMC_It5_It3, AMC_It5_It2, AMC_It5_It1, AMC_It4_It6, AMC_It4_It5, AMC_It4_It4, AMC_It4_It3, AMC_It4_It2, AMC_It4_It1, AMC_It3_It6, AMC_It3_It5, AMC_It3_It4, AMC_It3_It3, AMC_It3_It2, AMC_It3_It1, AMC_It2_It6, AMC_It2_It5, AMC_It2_It4, AMC_It2_It3, AMC_It2_It2, AMC_It2_It1, AMC_It1_It6, AMC_It1_It5, AMC_It1_It4, AMC_It1_It3, AMC_It1_It2, AMC_It1_It1)] & ~ [6<=sum(wait_msg_It6, wait_msg_It5, wait_msg_It4, wait_msg_It3, wait_msg_It2, wait_msg_It1)]]] | [[[S_tout_dot<=sum(Cpt1_It6, Cpt1_It5, Cpt1_It4, Cpt1_It3, Cpt1_It2, Cpt1_It1) | 93<=sum(PMC_It6, PMC_It5, PMC_It4, PMC_It3, PMC_It2, PMC_It1)] & [70<=sum(MSG_It6, MSG_It5, MSG_It4, MSG_It3, MSG_It2, MSG_It1) | 45<=R_tout_dot]] | 58<=sum(AMC_It6_It6, AMC_It6_It5, AMC_It6_It4, AMC_It6_It3, AMC_It6_It2, AMC_It6_It1, AMC_It5_It6, AMC_It5_It5, AMC_It5_It4, AMC_It5_It3, AMC_It5_It2, AMC_It5_It1, AMC_It4_It6, AMC_It4_It5, AMC_It4_It4, AMC_It4_It3, AMC_It4_It2, AMC_It4_It1, AMC_It3_It6, AMC_It3_It5, AMC_It3_It4, AMC_It3_It3, AMC_It3_It2, AMC_It3_It1, AMC_It2_It6, AMC_It2_It5, AMC_It2_It4, AMC_It2_It3, AMC_It2_It2, AMC_It2_It1, AMC_It1_It6, AMC_It1_It5, AMC_It1_It4, AMC_It1_It3, AMC_It1_It2, AMC_It1_It1)]] & [[sum(cable_used_It6, cable_used_It5, cable_used_It4, cable_used_It3, cable_used_It2, cable_used_It1)<=sum(wait_msg_It6, wait_msg_It5, wait_msg_It4, wait_msg_It3, wait_msg_It2, wait_msg_It1) | ~ [sum(wait_msg_It6, wait_msg_It5, wait_msg_It4, wait_msg_It3, wait_msg_It2, wait_msg_It1)<=sum(PMC_It6, PMC_It5, PMC_It4, PMC_It3, PMC_It2, PMC_It1)]] & [~ [sum(PMC_It6, PMC_It5, PMC_It4, PMC_It3, PMC_It2, PMC_It1)<=90] | [[98<=FMCb_dot & sum(wait_ack_It6_It6, wait_ack_It6_It5, wait_ack_It6_It4, wait_ack_It6_It3, wait_ack_It6_It2, wait_ack_It6_It1, wait_ack_It5_It6, wait_ack_It5_It5, wait_ack_It5_It4, wait_ack_It5_It3, wait_ack_It5_It2, wait_ack_It5_It1, wait_ack_It4_It6, wait_ack_It4_It5, wait_ack_It4_It4, wait_ack_It4_It3, wait_ack_It4_It2, wait_ack_It4_It1, wait_ack_It3_It6, wait_ack_It3_It5, wait_ack_It3_It4, wait_ack_It3_It3, wait_ack_It3_It2, wait_ack_It3_It1, wait_ack_It2_It6, wait_ack_It2_It5, wait_ack_It2_It4, wait_ack_It2_It3, wait_ack_It2_It2, wait_ack_It2_It1, wait_ack_It1_It6, wait_ack_It1_It5, wait_ack_It1_It4, wait_ack_It1_It3, wait_ack_It1_It2, wait_ack_It1_It1)<=ACK_dot] | [sum(Cpt2_It6, Cpt2_It5, Cpt2_It4, Cpt2_It3, Cpt2_It2, Cpt2_It1)<=T_out_dot | T_out_dot<=sum(wait_msg_It6, wait_msg_It5, wait_msg_It4, wait_msg_It3, wait_msg_It2, wait_msg_It1)]]]]]] | 74<=sum(cable_used_It6, cable_used_It5, cable_used_It4, cable_used_It3, cable_used_It2, cable_used_It1)]]]]
normalized: E [true U [sum(cable_used_It6, cable_used_It5, cable_used_It4, cable_used_It3, cable_used_It2, cable_used_It1)<=96 & [[74<=sum(cable_used_It6, cable_used_It5, cable_used_It4, cable_used_It3, cable_used_It2, cable_used_It1) | [[[[~ [sum(PMC_It6, PMC_It5, PMC_It4, PMC_It3, PMC_It2, PMC_It1)<=90] | [[sum(Cpt2_It6, Cpt2_It5, Cpt2_It4, Cpt2_It3, Cpt2_It2, Cpt2_It1)<=T_out_dot | T_out_dot<=sum(wait_msg_It6, wait_msg_It5, wait_msg_It4, wait_msg_It3, wait_msg_It2, wait_msg_It1)] | [98<=FMCb_dot & sum(wait_ack_It6_It6, wait_ack_It6_It5, wait_ack_It6_It4, wait_ack_It6_It3, wait_ack_It6_It2, wait_ack_It6_It1, wait_ack_It5_It6, wait_ack_It5_It5, wait_ack_It5_It4, wait_ack_It5_It3, wait_ack_It5_It2, wait_ack_It5_It1, wait_ack_It4_It6, wait_ack_It4_It5, wait_ack_It4_It4, wait_ack_It4_It3, wait_ack_It4_It2, wait_ack_It4_It1, wait_ack_It3_It6, wait_ack_It3_It5, wait_ack_It3_It4, wait_ack_It3_It3, wait_ack_It3_It2, wait_ack_It3_It1, wait_ack_It2_It6, wait_ack_It2_It5, wait_ack_It2_It4, wait_ack_It2_It3, wait_ack_It2_It2, wait_ack_It2_It1, wait_ack_It1_It6, wait_ack_It1_It5, wait_ack_It1_It4, wait_ack_It1_It3, wait_ack_It1_It2, wait_ack_It1_It1)<=ACK_dot]]] & [sum(cable_used_It6, cable_used_It5, cable_used_It4, cable_used_It3, cable_used_It2, cable_used_It1)<=sum(wait_msg_It6, wait_msg_It5, wait_msg_It4, wait_msg_It3, wait_msg_It2, wait_msg_It1) | ~ [sum(wait_msg_It6, wait_msg_It5, wait_msg_It4, wait_msg_It3, wait_msg_It2, wait_msg_It1)<=sum(PMC_It6, PMC_It5, PMC_It4, PMC_It3, PMC_It2, PMC_It1)]]] & [[58<=sum(AMC_It6_It6, AMC_It6_It5, AMC_It6_It4, AMC_It6_It3, AMC_It6_It2, AMC_It6_It1, AMC_It5_It6, AMC_It5_It5, AMC_It5_It4, AMC_It5_It3, AMC_It5_It2, AMC_It5_It1, AMC_It4_It6, AMC_It4_It5, AMC_It4_It4, AMC_It4_It3, AMC_It4_It2, AMC_It4_It1, AMC_It3_It6, AMC_It3_It5, AMC_It3_It4, AMC_It3_It3, AMC_It3_It2, AMC_It3_It1, AMC_It2_It6, AMC_It2_It5, AMC_It2_It4, AMC_It2_It3, AMC_It2_It2, AMC_It2_It1, AMC_It1_It6, AMC_It1_It5, AMC_It1_It4, AMC_It1_It3, AMC_It1_It2, AMC_It1_It1) | [[70<=sum(MSG_It6, MSG_It5, MSG_It4, MSG_It3, MSG_It2, MSG_It1) | 45<=R_tout_dot] & [S_tout_dot<=sum(Cpt1_It6, Cpt1_It5, Cpt1_It4, Cpt1_It3, Cpt1_It2, Cpt1_It1) | 93<=sum(PMC_It6, PMC_It5, PMC_It4, PMC_It3, PMC_It2, PMC_It1)]]] | ~ [[~ [6<=sum(wait_msg_It6, wait_msg_It5, wait_msg_It4, wait_msg_It3, wait_msg_It2, wait_msg_It1)] & ~ [3<=sum(AMC_It6_It6, AMC_It6_It5, AMC_It6_It4, AMC_It6_It3, AMC_It6_It2, AMC_It6_It1, AMC_It5_It6, AMC_It5_It5, AMC_It5_It4, AMC_It5_It3, AMC_It5_It2, AMC_It5_It1, AMC_It4_It6, AMC_It4_It5, AMC_It4_It4, AMC_It4_It3, AMC_It4_It2, AMC_It4_It1, AMC_It3_It6, AMC_It3_It5, AMC_It3_It4, AMC_It3_It3, AMC_It3_It2, AMC_It3_It1, AMC_It2_It6, AMC_It2_It5, AMC_It2_It4, AMC_It2_It3, AMC_It2_It2, AMC_It2_It1, AMC_It1_It6, AMC_It1_It5, AMC_It1_It4, AMC_It1_It3, AMC_It1_It2, AMC_It1_It1)]]]]] & [sum(loop_em_It6, loop_em_It5, loop_em_It4, loop_em_It3, loop_em_It2, loop_em_It1)<=sum(Cpt1_It6, Cpt1_It5, Cpt1_It4, Cpt1_It3, Cpt1_It2, Cpt1_It1) & [29<=ACK_dot | ~ [FMCb_dot<=26]]]]] | [48<=sum(loop_em_It6, loop_em_It5, loop_em_It4, loop_em_It3, loop_em_It2, loop_em_It1) | 33<=R_tout_dot]]]]

abstracting: (33<=R_tout_dot)
states: 0
abstracting: (48<=sum(loop_em_It6, loop_em_It5, loop_em_It4, loop_em_It3, loop_em_It2, loop_em_It1))
states: 0
abstracting: (FMCb_dot<=26)
states: 6,816,756 (6)
abstracting: (29<=ACK_dot)
states: 0
abstracting: (sum(loop_em_It6, loop_em_It5, loop_em_It4, loop_em_It3, loop_em_It2, loop_em_It1)<=sum(Cpt1_It6, Cpt1_It5, Cpt1_It4, Cpt1_It3, Cpt1_It2, Cpt1_It1))
states: 5,580,096 (6)
abstracting: (3<=sum(AMC_It6_It6, AMC_It6_It5, AMC_It6_It4, AMC_It6_It3, AMC_It6_It2, AMC_It6_It1, AMC_It5_It6, AMC_It5_It5, AMC_It5_It4, AMC_It5_It3, AMC_It5_It2, AMC_It5_It1, AMC_It4_It6, AMC_It4_It5, AMC_It4_It4, AMC_It4_It3, AMC_It4_It2, AMC_It4_It1, AMC_It3_It6, AMC_It3_It5, AMC_It3_It4, AMC_It3_It3, AMC_It3_It2, AMC_It3_It1, AMC_It2_It6, AMC_It2_It5, AMC_It2_It4, AMC_It2_It3, AMC_It2_It2, AMC_It2_It1, AMC_It1_It6, AMC_It1_It5, AMC_It1_It4, AMC_It1_It3, AMC_It1_It2, AMC_It1_It1))
MC time: 5m52.000sec

checking: AG [[sum(wait_msg_It6, wait_msg_It5, wait_msg_It4, wait_msg_It3, wait_msg_It2, wait_msg_It1)<=99 & [[[[[[ACK_dot<=72 & sum(AMC_It6_It6, AMC_It6_It5, AMC_It6_It4, AMC_It6_It3, AMC_It6_It2, AMC_It6_It1, AMC_It5_It6, AMC_It5_It5, AMC_It5_It4, AMC_It5_It3, AMC_It5_It2, AMC_It5_It1, AMC_It4_It6, AMC_It4_It5, AMC_It4_It4, AMC_It4_It3, AMC_It4_It2, AMC_It4_It1, AMC_It3_It6, AMC_It3_It5, AMC_It3_It4, AMC_It3_It3, AMC_It3_It2, AMC_It3_It1, AMC_It2_It6, AMC_It2_It5, AMC_It2_It4, AMC_It2_It3, AMC_It2_It2, AMC_It2_It1, AMC_It1_It6, AMC_It1_It5, AMC_It1_It4, AMC_It1_It3, AMC_It1_It2, AMC_It1_It1)<=36] | sum(AMC_It6_It6, AMC_It6_It5, AMC_It6_It4, AMC_It6_It3, AMC_It6_It2, AMC_It6_It1, AMC_It5_It6, AMC_It5_It5, AMC_It5_It4, AMC_It5_It3, AMC_It5_It2, AMC_It5_It1, AMC_It4_It6, AMC_It4_It5, AMC_It4_It4, AMC_It4_It3, AMC_It4_It2, AMC_It4_It1, AMC_It3_It6, AMC_It3_It5, AMC_It3_It4, AMC_It3_It3, AMC_It3_It2, AMC_It3_It1, AMC_It2_It6, AMC_It2_It5, AMC_It2_It4, AMC_It2_It3, AMC_It2_It2, AMC_It2_It1, AMC_It1_It6, AMC_It1_It5, AMC_It1_It4, AMC_It1_It3, AMC_It1_It2, AMC_It1_It1)<=37] | [[~ [sum(wait_cable_It6, wait_cable_It5, wait_cable_It4, wait_cable_It3, wait_cable_It2, wait_cable_It1)<=94] | [[sum(MSG_It6, MSG_It5, MSG_It4, MSG_It3, MSG_It2, MSG_It1)<=sum(loop_em_It6, loop_em_It5, loop_em_It4, loop_em_It3, loop_em_It2, loop_em_It1) | 72<=sum(listen_It6, listen_It5, listen_It4, listen_It3, listen_It2, listen_It1)] | ~ [sum(RMC_It6, RMC_It5, RMC_It4, RMC_It3, RMC_It2, RMC_It1)<=18]]] & sum(wait_ack_It6_It6, wait_ack_It6_It5, wait_ack_It6_It4, wait_ack_It6_It3, wait_ack_It6_It2, wait_ack_It6_It1, wait_ack_It5_It6, wait_ack_It5_It5, wait_ack_It5_It4, wait_ack_It5_It3, wait_ack_It5_It2, wait_ack_It5_It1, wait_ack_It4_It6, wait_ack_It4_It5, wait_ack_It4_It4, wait_ack_It4_It3, wait_ack_It4_It2, wait_ack_It4_It1, wait_ack_It3_It6, wait_ack_It3_It5, wait_ack_It3_It4, wait_ack_It3_It3, wait_ack_It3_It2, wait_ack_It3_It1, wait_ack_It2_It6, wait_ack_It2_It5, wait_ack_It2_It4, wait_ack_It2_It3, wait_ack_It2_It2, wait_ack_It2_It1, wait_ack_It1_It6, wait_ack_It1_It5, wait_ack_It1_It4, wait_ack_It1_It3, wait_ack_It1_It2, wait_ack_It1_It1)<=S_tout_dot]] & [~ [[[~ [R_tout_dot<=sum(MSG_It6, MSG_It5, MSG_It4, MSG_It3, MSG_It2, MSG_It1)] & sum(wait_cable_It6, wait_cable_It5, wait_cable_It4, wait_cable_It3, wait_cable_It2, wait_cable_It1)<=92] | ~ [sum(Cpt2_It6, Cpt2_It5, Cpt2_It4, Cpt2_It3, Cpt2_It2, Cpt2_It1)<=12]]] & ~ [[[[28<=sum(wait_ack_It6_It6, wait_ack_It6_It5, wait_ack_It6_It4, wait_ack_It6_It3, wait_ack_It6_It2, wait_ack_It6_It1, wait_ack_It5_It6, wait_ack_It5_It5, wait_ack_It5_It4, wait_ack_It5_It3, wait_ack_It5_It2, wait_ack_It5_It1, wait_ack_It4_It6, wait_ack_It4_It5, wait_ack_It4_It4, wait_ack_It4_It3, wait_ack_It4_It2, wait_ack_It4_It1, wait_ack_It3_It6, wait_ack_It3_It5, wait_ack_It3_It4, wait_ack_It3_It3, wait_ack_It3_It2, wait_ack_It3_It1, wait_ack_It2_It6, wait_ack_It2_It5, wait_ack_It2_It4, wait_ack_It2_It3, wait_ack_It2_It2, wait_ack_It2_It1, wait_ack_It1_It6, wait_ack_It1_It5, wait_ack_It1_It4, wait_ack_It1_It3, wait_ack_It1_It2, wait_ack_It1_It1) | sum(loop_em_It6, loop_em_It5, loop_em_It4, loop_em_It3, loop_em_It2, loop_em_It1)<=99] & [sum(wait_ack_It6_It6, wait_ack_It6_It5, wait_ack_It6_It4, wait_ack_It6_It3, wait_ack_It6_It2, wait_ack_It6_It1, wait_ack_It5_It6, wait_ack_It5_It5, wait_ack_It5_It4, wait_ack_It5_It3, wait_ack_It5_It2, wait_ack_It5_It1, wait_ack_It4_It6, wait_ack_It4_It5, wait_ack_It4_It4, wait_ack_It4_It3, wait_ack_It4_It2, wait_ack_It4_It1, wait_ack_It3_It6, wait_ack_It3_It5, wait_ack_It3_It4, wait_ack_It3_It3, wait_ack_It3_It2, wait_ack_It3_It1, wait_ack_It2_It6, wait_ack_It2_It5, wait_ack_It2_It4, wait_ack_It2_It3, wait_ack_It2_It2, wait_ack_It2_It1, wait_ack_It1_It6, wait_ack_It1_It5, wait_ack_It1_It4, wait_ack_It1_It3, wait_ack_It1_It2, wait_ack_It1_It1)<=91 | sum(msgl_It6, msgl_It5, msgl_It4, msgl_It3, msgl_It2, msgl_It1)<=sum(Cpt2_It6, Cpt2_It5, Cpt2_It4, Cpt2_It3, Cpt2_It2, Cpt2_It1)]] | sum(RMC_It6, RMC_It5, RMC_It4, RMC_It3, RMC_It2, RMC_It1)<=sum(wait_msg_It6, wait_msg_It5, wait_msg_It4, wait_msg_It3, wait_msg_It2, wait_msg_It1)]]]] | ~ [71<=sum(Cpt1_It6, Cpt1_It5, Cpt1_It4, Cpt1_It3, Cpt1_It2, Cpt1_It1)]] | sum(listen_It6, listen_It5, listen_It4, listen_It3, listen_It2, listen_It1)<=S_tout_dot]]]
normalized: ~ [E [true U ~ [[sum(wait_msg_It6, wait_msg_It5, wait_msg_It4, wait_msg_It3, wait_msg_It2, wait_msg_It1)<=99 & [sum(listen_It6, listen_It5, listen_It4, listen_It3, listen_It2, listen_It1)<=S_tout_dot | [~ [71<=sum(Cpt1_It6, Cpt1_It5, Cpt1_It4, Cpt1_It3, Cpt1_It2, Cpt1_It1)] | [[[sum(wait_ack_It6_It6, wait_ack_It6_It5, wait_ack_It6_It4, wait_ack_It6_It3, wait_ack_It6_It2, wait_ack_It6_It1, wait_ack_It5_It6, wait_ack_It5_It5, wait_ack_It5_It4, wait_ack_It5_It3, wait_ack_It5_It2, wait_ack_It5_It1, wait_ack_It4_It6, wait_ack_It4_It5, wait_ack_It4_It4, wait_ack_It4_It3, wait_ack_It4_It2, wait_ack_It4_It1, wait_ack_It3_It6, wait_ack_It3_It5, wait_ack_It3_It4, wait_ack_It3_It3, wait_ack_It3_It2, wait_ack_It3_It1, wait_ack_It2_It6, wait_ack_It2_It5, wait_ack_It2_It4, wait_ack_It2_It3, wait_ack_It2_It2, wait_ack_It2_It1, wait_ack_It1_It6, wait_ack_It1_It5, wait_ack_It1_It4, wait_ack_It1_It3, wait_ack_It1_It2, wait_ack_It1_It1)<=S_tout_dot & [[~ [sum(RMC_It6, RMC_It5, RMC_It4, RMC_It3, RMC_It2, RMC_It1)<=18] | [sum(MSG_It6, MSG_It5, MSG_It4, MSG_It3, MSG_It2, MSG_It1)<=sum(loop_em_It6, loop_em_It5, loop_em_It4, loop_em_It3, loop_em_It2, loop_em_It1) | 72<=sum(listen_It6, listen_It5, listen_It4, listen_It3, listen_It2, listen_It1)]] | ~ [sum(wait_cable_It6, wait_cable_It5, wait_cable_It4, wait_cable_It3, wait_cable_It2, wait_cable_It1)<=94]]] | [sum(AMC_It6_It6, AMC_It6_It5, AMC_It6_It4, AMC_It6_It3, AMC_It6_It2, AMC_It6_It1, AMC_It5_It6, AMC_It5_It5, AMC_It5_It4, AMC_It5_It3, AMC_It5_It2, AMC_It5_It1, AMC_It4_It6, AMC_It4_It5, AMC_It4_It4, AMC_It4_It3, AMC_It4_It2, AMC_It4_It1, AMC_It3_It6, AMC_It3_It5, AMC_It3_It4, AMC_It3_It3, AMC_It3_It2, AMC_It3_It1, AMC_It2_It6, AMC_It2_It5, AMC_It2_It4, AMC_It2_It3, AMC_It2_It2, AMC_It2_It1, AMC_It1_It6, AMC_It1_It5, AMC_It1_It4, AMC_It1_It3, AMC_It1_It2, AMC_It1_It1)<=37 | [ACK_dot<=72 & sum(AMC_It6_It6, AMC_It6_It5, AMC_It6_It4, AMC_It6_It3, AMC_It6_It2, AMC_It6_It1, AMC_It5_It6, AMC_It5_It5, AMC_It5_It4, AMC_It5_It3, AMC_It5_It2, AMC_It5_It1, AMC_It4_It6, AMC_It4_It5, AMC_It4_It4, AMC_It4_It3, AMC_It4_It2, AMC_It4_It1, AMC_It3_It6, AMC_It3_It5, AMC_It3_It4, AMC_It3_It3, AMC_It3_It2, AMC_It3_It1, AMC_It2_It6, AMC_It2_It5, AMC_It2_It4, AMC_It2_It3, AMC_It2_It2, AMC_It2_It1, AMC_It1_It6, AMC_It1_It5, AMC_It1_It4, AMC_It1_It3, AMC_It1_It2, AMC_It1_It1)<=36]]] & [~ [[sum(RMC_It6, RMC_It5, RMC_It4, RMC_It3, RMC_It2, RMC_It1)<=sum(wait_msg_It6, wait_msg_It5, wait_msg_It4, wait_msg_It3, wait_msg_It2, wait_msg_It1) | [[sum(wait_ack_It6_It6, wait_ack_It6_It5, wait_ack_It6_It4, wait_ack_It6_It3, wait_ack_It6_It2, wait_ack_It6_It1, wait_ack_It5_It6, wait_ack_It5_It5, wait_ack_It5_It4, wait_ack_It5_It3, wait_ack_It5_It2, wait_ack_It5_It1, wait_ack_It4_It6, wait_ack_It4_It5, wait_ack_It4_It4, wait_ack_It4_It3, wait_ack_It4_It2, wait_ack_It4_It1, wait_ack_It3_It6, wait_ack_It3_It5, wait_ack_It3_It4, wait_ack_It3_It3, wait_ack_It3_It2, wait_ack_It3_It1, wait_ack_It2_It6, wait_ack_It2_It5, wait_ack_It2_It4, wait_ack_It2_It3, wait_ack_It2_It2, wait_ack_It2_It1, wait_ack_It1_It6, wait_ack_It1_It5, wait_ack_It1_It4, wait_ack_It1_It3, wait_ack_It1_It2, wait_ack_It1_It1)<=91 | sum(msgl_It6, msgl_It5, msgl_It4, msgl_It3, msgl_It2, msgl_It1)<=sum(Cpt2_It6, Cpt2_It5, Cpt2_It4, Cpt2_It3, Cpt2_It2, Cpt2_It1)] & [28<=sum(wait_ack_It6_It6, wait_ack_It6_It5, wait_ack_It6_It4, wait_ack_It6_It3, wait_ack_It6_It2, wait_ack_It6_It1, wait_ack_It5_It6, wait_ack_It5_It5, wait_ack_It5_It4, wait_ack_It5_It3, wait_ack_It5_It2, wait_ack_It5_It1, wait_ack_It4_It6, wait_ack_It4_It5, wait_ack_It4_It4, wait_ack_It4_It3, wait_ack_It4_It2, wait_ack_It4_It1, wait_ack_It3_It6, wait_ack_It3_It5, wait_ack_It3_It4, wait_ack_It3_It3, wait_ack_It3_It2, wait_ack_It3_It1, wait_ack_It2_It6, wait_ack_It2_It5, wait_ack_It2_It4, wait_ack_It2_It3, wait_ack_It2_It2, wait_ack_It2_It1, wait_ack_It1_It6, wait_ack_It1_It5, wait_ack_It1_It4, wait_ack_It1_It3, wait_ack_It1_It2, wait_ack_It1_It1) | sum(loop_em_It6, loop_em_It5, loop_em_It4, loop_em_It3, loop_em_It2, loop_em_It1)<=99]]]] & ~ [[~ [sum(Cpt2_It6, Cpt2_It5, Cpt2_It4, Cpt2_It3, Cpt2_It2, Cpt2_It1)<=12] | [sum(wait_cable_It6, wait_cable_It5, wait_cable_It4, wait_cable_It3, wait_cable_It2, wait_cable_It1)<=92 & ~ [R_tout_dot<=sum(MSG_It6, MSG_It5, MSG_It4, MSG_It3, MSG_It2, MSG_It1)]]]]]]]]]]]]

abstracting: (R_tout_dot<=sum(MSG_It6, MSG_It5, MSG_It4, MSG_It3, MSG_It2, MSG_It1))
states: 4,797,258 (6)
abstracting: (sum(wait_cable_It6, wait_cable_It5, wait_cable_It4, wait_cable_It3, wait_cable_It2, wait_cable_It1)<=92)
states: 6,816,756 (6)
abstracting: (sum(Cpt2_It6, Cpt2_It5, Cpt2_It4, Cpt2_It3, Cpt2_It2, Cpt2_It1)<=12)
states: 6,816,756 (6)
abstracting: (sum(loop_em_It6, loop_em_It5, loop_em_It4, loop_em_It3, loop_em_It2, loop_em_It1)<=99)
states: 6,816,756 (6)
abstracting: (28<=sum(wait_ack_It6_It6, wait_ack_It6_It5, wait_ack_It6_It4, wait_ack_It6_It3, wait_ack_It6_It2, wait_ack_It6_It1, wait_ack_It5_It6, wait_ack_It5_It5, wait_ack_It5_It4, wait_ack_It5_It3, wait_ack_It5_It2, wait_ack_It5_It1, wait_ack_It4_It6, wait_ack_It4_It5, wait_ack_It4_It4, wait_ack_It4_It3, wait_ack_It4_It2, wait_ack_It4_It1, wait_ack_It3_It6, wait_ack_It3_It5, wait_ack_It3_It4, wait_ack_It3_It3, wait_ack_It3_It2, wait_ack_It3_It1, wait_ack_It2_It6, wait_ack_It2_It5, wait_ack_It2_It4, wait_ack_It2_It3, wait_ack_It2_It2, wait_ack_It2_It1, wait_ack_It1_It6, wait_ack_It1_It5, wait_ack_It1_It4, wait_ack_It1_It3, wait_ack_It1_It2, wait_ack_It1_It1))
MC time: 4m53.000sec

checking: EF [~ [[~ [[[~ [[[76<=R_tout_dot | sum(wait_ack_It6_It6, wait_ack_It6_It5, wait_ack_It6_It4, wait_ack_It6_It3, wait_ack_It6_It2, wait_ack_It6_It1, wait_ack_It5_It6, wait_ack_It5_It5, wait_ack_It5_It4, wait_ack_It5_It3, wait_ack_It5_It2, wait_ack_It5_It1, wait_ack_It4_It6, wait_ack_It4_It5, wait_ack_It4_It4, wait_ack_It4_It3, wait_ack_It4_It2, wait_ack_It4_It1, wait_ack_It3_It6, wait_ack_It3_It5, wait_ack_It3_It4, wait_ack_It3_It3, wait_ack_It3_It2, wait_ack_It3_It1, wait_ack_It2_It6, wait_ack_It2_It5, wait_ack_It2_It4, wait_ack_It2_It3, wait_ack_It2_It2, wait_ack_It2_It1, wait_ack_It1_It6, wait_ack_It1_It5, wait_ack_It1_It4, wait_ack_It1_It3, wait_ack_It1_It2, wait_ack_It1_It1)<=sum(MSG_It6, MSG_It5, MSG_It4, MSG_It3, MSG_It2, MSG_It1)] & [59<=sum(Cpt2_It6, Cpt2_It5, Cpt2_It4, Cpt2_It3, Cpt2_It2, Cpt2_It1) & sum(Cpt1_It6, Cpt1_It5, Cpt1_It4, Cpt1_It3, Cpt1_It2, Cpt1_It1)<=97]]] | [sum(wait_ack_It6_It6, wait_ack_It6_It5, wait_ack_It6_It4, wait_ack_It6_It3, wait_ack_It6_It2, wait_ack_It6_It1, wait_ack_It5_It6, wait_ack_It5_It5, wait_ack_It5_It4, wait_ack_It5_It3, wait_ack_It5_It2, wait_ack_It5_It1, wait_ack_It4_It6, wait_ack_It4_It5, wait_ack_It4_It4, wait_ack_It4_It3, wait_ack_It4_It2, wait_ack_It4_It1, wait_ack_It3_It6, wait_ack_It3_It5, wait_ack_It3_It4, wait_ack_It3_It3, wait_ack_It3_It2, wait_ack_It3_It1, wait_ack_It2_It6, wait_ack_It2_It5, wait_ack_It2_It4, wait_ack_It2_It3, wait_ack_It2_It2, wait_ack_It2_It1, wait_ack_It1_It6, wait_ack_It1_It5, wait_ack_It1_It4, wait_ack_It1_It3, wait_ack_It1_It2, wait_ack_It1_It1)<=sum(RMC_It6, RMC_It5, RMC_It4, RMC_It3, RMC_It2, RMC_It1) | [~ [sum(msgl_It6, msgl_It5, msgl_It4, msgl_It3, msgl_It2, msgl_It1)<=93] | [11<=sum(wait_msg_It6, wait_msg_It5, wait_msg_It4, wait_msg_It3, wait_msg_It2, wait_msg_It1) | sum(AMC_It6_It6, AMC_It6_It5, AMC_It6_It4, AMC_It6_It3, AMC_It6_It2, AMC_It6_It1, AMC_It5_It6, AMC_It5_It5, AMC_It5_It4, AMC_It5_It3, AMC_It5_It2, AMC_It5_It1, AMC_It4_It6, AMC_It4_It5, AMC_It4_It4, AMC_It4_It3, AMC_It4_It2, AMC_It4_It1, AMC_It3_It6, AMC_It3_It5, AMC_It3_It4, AMC_It3_It3, AMC_It3_It2, AMC_It3_It1, AMC_It2_It6, AMC_It2_It5, AMC_It2_It4, AMC_It2_It3, AMC_It2_It2, AMC_It2_It1, AMC_It1_It6, AMC_It1_It5, AMC_It1_It4, AMC_It1_It3, AMC_It1_It2, AMC_It1_It1)<=59]]]] & [[S_tout_dot<=sum(cable_used_It6, cable_used_It5, cable_used_It4, cable_used_It3, cable_used_It2, cable_used_It1) & sum(msgl_It6, msgl_It5, msgl_It4, msgl_It3, msgl_It2, msgl_It1)<=sum(loop_em_It6, loop_em_It5, loop_em_It4, loop_em_It3, loop_em_It2, loop_em_It1)] & 6<=sum(Cpt2_It6, Cpt2_It5, Cpt2_It4, Cpt2_It3, Cpt2_It2, Cpt2_It1)]]] & [[49<=FMCb_dot | ~ [36<=S_tout_dot]] | [[[~ [[~ [sum(wait_msg_It6, wait_msg_It5, wait_msg_It4, wait_msg_It3, wait_msg_It2, wait_msg_It1)<=sum(wait_cable_It6, wait_cable_It5, wait_cable_It4, wait_cable_It3, wait_cable_It2, wait_cable_It1)] & [sum(Cpt1_It6, Cpt1_It5, Cpt1_It4, Cpt1_It3, Cpt1_It2, Cpt1_It1)<=47 | sum(wait_ack_It6_It6, wait_ack_It6_It5, wait_ack_It6_It4, wait_ack_It6_It3, wait_ack_It6_It2, wait_ack_It6_It1, wait_ack_It5_It6, wait_ack_It5_It5, wait_ack_It5_It4, wait_ack_It5_It3, wait_ack_It5_It2, wait_ack_It5_It1, wait_ack_It4_It6, wait_ack_It4_It5, wait_ack_It4_It4, wait_ack_It4_It3, wait_ack_It4_It2, wait_ack_It4_It1, wait_ack_It3_It6, wait_ack_It3_It5, wait_ack_It3_It4, wait_ack_It3_It3, wait_ack_It3_It2, wait_ack_It3_It1, wait_ack_It2_It6, wait_ack_It2_It5, wait_ack_It2_It4, wait_ack_It2_It3, wait_ack_It2_It2, wait_ack_It2_It1, wait_ack_It1_It6, wait_ack_It1_It5, wait_ack_It1_It4, wait_ack_It1_It3, wait_ack_It1_It2, wait_ack_It1_It1)<=35]]] & [sum(listen_It6, listen_It5, listen_It4, listen_It3, listen_It2, listen_It1)<=sum(listen_It6, listen_It5, listen_It4, listen_It3, listen_It2, listen_It1) | [[81<=sum(cable_used_It6, cable_used_It5, cable_used_It4, cable_used_It3, cable_used_It2, cable_used_It1) | sum(cable_used_It6, cable_used_It5, cable_used_It4, cable_used_It3, cable_used_It2, cable_used_It1)<=58] & [sum(MSG_It6, MSG_It5, MSG_It4, MSG_It3, MSG_It2, MSG_It1)<=T_out_dot & sum(cable_used_It6, cable_used_It5, cable_used_It4, cable_used_It3, cable_used_It2, cable_used_It1)<=74]]]] & [[~ [sum(Cpt2_It6, Cpt2_It5, Cpt2_It4, Cpt2_It3, Cpt2_It2, Cpt2_It1)<=sum(Cpt1_It6, Cpt1_It5, Cpt1_It4, Cpt1_It3, Cpt1_It2, Cpt1_It1)] & [[sum(wait_msg_It6, wait_msg_It5, wait_msg_It4, wait_msg_It3, wait_msg_It2, wait_msg_It1)<=sum(FMC_It6, FMC_It5, FMC_It4, FMC_It3, FMC_It2, FMC_It1) | 84<=sum(MSG_It6, MSG_It5, MSG_It4, MSG_It3, MSG_It2, MSG_It1)] & ~ [ACK_dot<=sum(wait_msg_It6, wait_msg_It5, wait_msg_It4, wait_msg_It3, wait_msg_It2, wait_msg_It1)]]] & [[[sum(listen_It6, listen_It5, listen_It4, listen_It3, listen_It2, listen_It1)<=sum(AMC_It6_It6, AMC_It6_It5, AMC_It6_It4, AMC_It6_It3, AMC_It6_It2, AMC_It6_It1, AMC_It5_It6, AMC_It5_It5, AMC_It5_It4, AMC_It5_It3, AMC_It5_It2, AMC_It5_It1, AMC_It4_It6, AMC_It4_It5, AMC_It4_It4, AMC_It4_It3, AMC_It4_It2, AMC_It4_It1, AMC_It3_It6, AMC_It3_It5, AMC_It3_It4, AMC_It3_It3, AMC_It3_It2, AMC_It3_It1, AMC_It2_It6, AMC_It2_It5, AMC_It2_It4, AMC_It2_It3, AMC_It2_It2, AMC_It2_It1, AMC_It1_It6, AMC_It1_It5, AMC_It1_It4, AMC_It1_It3, AMC_It1_It2, AMC_It1_It1) & sum(listen_It6, listen_It5, listen_It4, listen_It3, listen_It2, listen_It1)<=29] & [FMCb_dot<=R_tout_dot & 73<=T_out_dot]] | [~ [sum(wait_ack_It6_It6, wait_ack_It6_It5, wait_ack_It6_It4, wait_ack_It6_It3, wait_ack_It6_It2, wait_ack_It6_It1, wait_ack_It5_It6, wait_ack_It5_It5, wait_ack_It5_It4, wait_ack_It5_It3, wait_ack_It5_It2, wait_ack_It5_It1, wait_ack_It4_It6, wait_ack_It4_It5, wait_ack_It4_It4, wait_ack_It4_It3, wait_ack_It4_It2, wait_ack_It4_It1, wait_ack_It3_It6, wait_ack_It3_It5, wait_ack_It3_It4, wait_ack_It3_It3, wait_ack_It3_It2, wait_ack_It3_It1, wait_ack_It2_It6, wait_ack_It2_It5, wait_ack_It2_It4, wait_ack_It2_It3, wait_ack_It2_It2, wait_ack_It2_It1, wait_ack_It1_It6, wait_ack_It1_It5, wait_ack_It1_It4, wait_ack_It1_It3, wait_ack_It1_It2, wait_ack_It1_It1)<=sum(loop_em_It6, loop_em_It5, loop_em_It4, loop_em_It3, loop_em_It2, loop_em_It1)] & [19<=sum(MSG_It6, MSG_It5, MSG_It4, MSG_It3, MSG_It2, MSG_It1) | sum(FMC_It6, FMC_It5, FMC_It4, FMC_It3, FMC_It2, FMC_It1)<=cable_free_dot]]]]] | sum(FMC_It6, FMC_It5, FMC_It4, FMC_It3, FMC_It2, FMC_It1)<=T_out_dot]]]]]
normalized: E [true U ~ [[[[sum(FMC_It6, FMC_It5, FMC_It4, FMC_It3, FMC_It2, FMC_It1)<=T_out_dot | [[[[[sum(listen_It6, listen_It5, listen_It4, listen_It3, listen_It2, listen_It1)<=sum(AMC_It6_It6, AMC_It6_It5, AMC_It6_It4, AMC_It6_It3, AMC_It6_It2, AMC_It6_It1, AMC_It5_It6, AMC_It5_It5, AMC_It5_It4, AMC_It5_It3, AMC_It5_It2, AMC_It5_It1, AMC_It4_It6, AMC_It4_It5, AMC_It4_It4, AMC_It4_It3, AMC_It4_It2, AMC_It4_It1, AMC_It3_It6, AMC_It3_It5, AMC_It3_It4, AMC_It3_It3, AMC_It3_It2, AMC_It3_It1, AMC_It2_It6, AMC_It2_It5, AMC_It2_It4, AMC_It2_It3, AMC_It2_It2, AMC_It2_It1, AMC_It1_It6, AMC_It1_It5, AMC_It1_It4, AMC_It1_It3, AMC_It1_It2, AMC_It1_It1) & sum(listen_It6, listen_It5, listen_It4, listen_It3, listen_It2, listen_It1)<=29] & [FMCb_dot<=R_tout_dot & 73<=T_out_dot]] | [~ [sum(wait_ack_It6_It6, wait_ack_It6_It5, wait_ack_It6_It4, wait_ack_It6_It3, wait_ack_It6_It2, wait_ack_It6_It1, wait_ack_It5_It6, wait_ack_It5_It5, wait_ack_It5_It4, wait_ack_It5_It3, wait_ack_It5_It2, wait_ack_It5_It1, wait_ack_It4_It6, wait_ack_It4_It5, wait_ack_It4_It4, wait_ack_It4_It3, wait_ack_It4_It2, wait_ack_It4_It1, wait_ack_It3_It6, wait_ack_It3_It5, wait_ack_It3_It4, wait_ack_It3_It3, wait_ack_It3_It2, wait_ack_It3_It1, wait_ack_It2_It6, wait_ack_It2_It5, wait_ack_It2_It4, wait_ack_It2_It3, wait_ack_It2_It2, wait_ack_It2_It1, wait_ack_It1_It6, wait_ack_It1_It5, wait_ack_It1_It4, wait_ack_It1_It3, wait_ack_It1_It2, wait_ack_It1_It1)<=sum(loop_em_It6, loop_em_It5, loop_em_It4, loop_em_It3, loop_em_It2, loop_em_It1)] & [19<=sum(MSG_It6, MSG_It5, MSG_It4, MSG_It3, MSG_It2, MSG_It1) | sum(FMC_It6, FMC_It5, FMC_It4, FMC_It3, FMC_It2, FMC_It1)<=cable_free_dot]]] & [[~ [ACK_dot<=sum(wait_msg_It6, wait_msg_It5, wait_msg_It4, wait_msg_It3, wait_msg_It2, wait_msg_It1)] & [sum(wait_msg_It6, wait_msg_It5, wait_msg_It4, wait_msg_It3, wait_msg_It2, wait_msg_It1)<=sum(FMC_It6, FMC_It5, FMC_It4, FMC_It3, FMC_It2, FMC_It1) | 84<=sum(MSG_It6, MSG_It5, MSG_It4, MSG_It3, MSG_It2, MSG_It1)]] & ~ [sum(Cpt2_It6, Cpt2_It5, Cpt2_It4, Cpt2_It3, Cpt2_It2, Cpt2_It1)<=sum(Cpt1_It6, Cpt1_It5, Cpt1_It4, Cpt1_It3, Cpt1_It2, Cpt1_It1)]]] & [~ [[~ [sum(wait_msg_It6, wait_msg_It5, wait_msg_It4, wait_msg_It3, wait_msg_It2, wait_msg_It1)<=sum(wait_cable_It6, wait_cable_It5, wait_cable_It4, wait_cable_It3, wait_cable_It2, wait_cable_It1)] & [sum(Cpt1_It6, Cpt1_It5, Cpt1_It4, Cpt1_It3, Cpt1_It2, Cpt1_It1)<=47 | sum(wait_ack_It6_It6, wait_ack_It6_It5, wait_ack_It6_It4, wait_ack_It6_It3, wait_ack_It6_It2, wait_ack_It6_It1, wait_ack_It5_It6, wait_ack_It5_It5, wait_ack_It5_It4, wait_ack_It5_It3, wait_ack_It5_It2, wait_ack_It5_It1, wait_ack_It4_It6, wait_ack_It4_It5, wait_ack_It4_It4, wait_ack_It4_It3, wait_ack_It4_It2, wait_ack_It4_It1, wait_ack_It3_It6, wait_ack_It3_It5, wait_ack_It3_It4, wait_ack_It3_It3, wait_ack_It3_It2, wait_ack_It3_It1, wait_ack_It2_It6, wait_ack_It2_It5, wait_ack_It2_It4, wait_ack_It2_It3, wait_ack_It2_It2, wait_ack_It2_It1, wait_ack_It1_It6, wait_ack_It1_It5, wait_ack_It1_It4, wait_ack_It1_It3, wait_ack_It1_It2, wait_ack_It1_It1)<=35]]] & [sum(listen_It6, listen_It5, listen_It4, listen_It3, listen_It2, listen_It1)<=sum(listen_It6, listen_It5, listen_It4, listen_It3, listen_It2, listen_It1) | [[81<=sum(cable_used_It6, cable_used_It5, cable_used_It4, cable_used_It3, cable_used_It2, cable_used_It1) | sum(cable_used_It6, cable_used_It5, cable_used_It4, cable_used_It3, cable_used_It2, cable_used_It1)<=58] & [sum(MSG_It6, MSG_It5, MSG_It4, MSG_It3, MSG_It2, MSG_It1)<=T_out_dot & sum(cable_used_It6, cable_used_It5, cable_used_It4, cable_used_It3, cable_used_It2, cable_used_It1)<=74]]]]]] | [49<=FMCb_dot | ~ [36<=S_tout_dot]]] & ~ [[[6<=sum(Cpt2_It6, Cpt2_It5, Cpt2_It4, Cpt2_It3, Cpt2_It2, Cpt2_It1) & [S_tout_dot<=sum(cable_used_It6, cable_used_It5, cable_used_It4, cable_used_It3, cable_used_It2, cable_used_It1) & sum(msgl_It6, msgl_It5, msgl_It4, msgl_It3, msgl_It2, msgl_It1)<=sum(loop_em_It6, loop_em_It5, loop_em_It4, loop_em_It3, loop_em_It2, loop_em_It1)]] & [[sum(wait_ack_It6_It6, wait_ack_It6_It5, wait_ack_It6_It4, wait_ack_It6_It3, wait_ack_It6_It2, wait_ack_It6_It1, wait_ack_It5_It6, wait_ack_It5_It5, wait_ack_It5_It4, wait_ack_It5_It3, wait_ack_It5_It2, wait_ack_It5_It1, wait_ack_It4_It6, wait_ack_It4_It5, wait_ack_It4_It4, wait_ack_It4_It3, wait_ack_It4_It2, wait_ack_It4_It1, wait_ack_It3_It6, wait_ack_It3_It5, wait_ack_It3_It4, wait_ack_It3_It3, wait_ack_It3_It2, wait_ack_It3_It1, wait_ack_It2_It6, wait_ack_It2_It5, wait_ack_It2_It4, wait_ack_It2_It3, wait_ack_It2_It2, wait_ack_It2_It1, wait_ack_It1_It6, wait_ack_It1_It5, wait_ack_It1_It4, wait_ack_It1_It3, wait_ack_It1_It2, wait_ack_It1_It1)<=sum(RMC_It6, RMC_It5, RMC_It4, RMC_It3, RMC_It2, RMC_It1) | [[11<=sum(wait_msg_It6, wait_msg_It5, wait_msg_It4, wait_msg_It3, wait_msg_It2, wait_msg_It1) | sum(AMC_It6_It6, AMC_It6_It5, AMC_It6_It4, AMC_It6_It3, AMC_It6_It2, AMC_It6_It1, AMC_It5_It6, AMC_It5_It5, AMC_It5_It4, AMC_It5_It3, AMC_It5_It2, AMC_It5_It1, AMC_It4_It6, AMC_It4_It5, AMC_It4_It4, AMC_It4_It3, AMC_It4_It2, AMC_It4_It1, AMC_It3_It6, AMC_It3_It5, AMC_It3_It4, AMC_It3_It3, AMC_It3_It2, AMC_It3_It1, AMC_It2_It6, AMC_It2_It5, AMC_It2_It4, AMC_It2_It3, AMC_It2_It2, AMC_It2_It1, AMC_It1_It6, AMC_It1_It5, AMC_It1_It4, AMC_It1_It3, AMC_It1_It2, AMC_It1_It1)<=59] | ~ [sum(msgl_It6, msgl_It5, msgl_It4, msgl_It3, msgl_It2, msgl_It1)<=93]]] | ~ [[[59<=sum(Cpt2_It6, Cpt2_It5, Cpt2_It4, Cpt2_It3, Cpt2_It2, Cpt2_It1) & sum(Cpt1_It6, Cpt1_It5, Cpt1_It4, Cpt1_It3, Cpt1_It2, Cpt1_It1)<=97] & [76<=R_tout_dot | sum(wait_ack_It6_It6, wait_ack_It6_It5, wait_ack_It6_It4, wait_ack_It6_It3, wait_ack_It6_It2, wait_ack_It6_It1, wait_ack_It5_It6, wait_ack_It5_It5, wait_ack_It5_It4, wait_ack_It5_It3, wait_ack_It5_It2, wait_ack_It5_It1, wait_ack_It4_It6, wait_ack_It4_It5, wait_ack_It4_It4, wait_ack_It4_It3, wait_ack_It4_It2, wait_ack_It4_It1, wait_ack_It3_It6, wait_ack_It3_It5, wait_ack_It3_It4, wait_ack_It3_It3, wait_ack_It3_It2, wait_ack_It3_It1, wait_ack_It2_It6, wait_ack_It2_It5, wait_ack_It2_It4, wait_ack_It2_It3, wait_ack_It2_It2, wait_ack_It2_It1, wait_ack_It1_It6, wait_ack_It1_It5, wait_ack_It1_It4, wait_ack_It1_It3, wait_ack_It1_It2, wait_ack_It1_It1)<=sum(MSG_It6, MSG_It5, MSG_It4, MSG_It3, MSG_It2, MSG_It1)]]]]]]]]]

abstracting: (sum(wait_ack_It6_It6, wait_ack_It6_It5, wait_ack_It6_It4, wait_ack_It6_It3, wait_ack_It6_It2, wait_ack_It6_It1, wait_ack_It5_It6, wait_ack_It5_It5, wait_ack_It5_It4, wait_ack_It5_It3, wait_ack_It5_It2, wait_ack_It5_It1, wait_ack_It4_It6, wait_ack_It4_It5, wait_ack_It4_It4, wait_ack_It4_It3, wait_ack_It4_It2, wait_ack_It4_It1, wait_ack_It3_It6, wait_ack_It3_It5, wait_ack_It3_It4, wait_ack_It3_It3, wait_ack_It3_It2, wait_ack_It3_It1, wait_ack_It2_It6, wait_ack_It2_It5, wait_ack_It2_It4, wait_ack_It2_It3, wait_ack_It2_It2, wait_ack_It2_It1, wait_ack_It1_It6, wait_ack_It1_It5, wait_ack_It1_It4, wait_ack_It1_It3, wait_ack_It1_It2, wait_ack_It1_It1)<=sum(MSG_It6, MSG_It5, MSG_It4, MSG_It3, MSG_It2, MSG_It1))
MC time: 4m 5.001sec

checking: AG [[~ [[[~ [[[[[sum(FMC_It6, FMC_It5, FMC_It4, FMC_It3, FMC_It2, FMC_It1)<=46 | 33<=R_tout_dot] | 97<=sum(Cpt1_It6, Cpt1_It5, Cpt1_It4, Cpt1_It3, Cpt1_It2, Cpt1_It1)] & ~ [[80<=sum(MSG_It6, MSG_It5, MSG_It4, MSG_It3, MSG_It2, MSG_It1) | sum(listen_It6, listen_It5, listen_It4, listen_It3, listen_It2, listen_It1)<=88]]] & [[[sum(RMC_It6, RMC_It5, RMC_It4, RMC_It3, RMC_It2, RMC_It1)<=sum(msgl_It6, msgl_It5, msgl_It4, msgl_It3, msgl_It2, msgl_It1) | sum(cable_used_It6, cable_used_It5, cable_used_It4, cable_used_It3, cable_used_It2, cable_used_It1)<=sum(loop_em_It6, loop_em_It5, loop_em_It4, loop_em_It3, loop_em_It2, loop_em_It1)] | [sum(wait_cable_It6, wait_cable_It5, wait_cable_It4, wait_cable_It3, wait_cable_It2, wait_cable_It1)<=14 & sum(wait_msg_It6, wait_msg_It5, wait_msg_It4, wait_msg_It3, wait_msg_It2, wait_msg_It1)<=sum(PMC_It6, PMC_It5, PMC_It4, PMC_It3, PMC_It2, PMC_It1)]] & FMCb_dot<=ACK_dot]]] & [~ [[~ [sum(cable_used_It6, cable_used_It5, cable_used_It4, cable_used_It3, cable_used_It2, cable_used_It1)<=sum(wait_cable_It6, wait_cable_It5, wait_cable_It4, wait_cable_It3, wait_cable_It2, wait_cable_It1)] & [FMCb_dot<=93 & ACK_dot<=69]]] & [~ [sum(loop_em_It6, loop_em_It5, loop_em_It4, loop_em_It3, loop_em_It2, loop_em_It1)<=cable_free_dot] | [[[sum(PMC_It6, PMC_It5, PMC_It4, PMC_It3, PMC_It2, PMC_It1)<=sum(AMC_It6_It6, AMC_It6_It5, AMC_It6_It4, AMC_It6_It3, AMC_It6_It2, AMC_It6_It1, AMC_It5_It6, AMC_It5_It5, AMC_It5_It4, AMC_It5_It3, AMC_It5_It2, AMC_It5_It1, AMC_It4_It6, AMC_It4_It5, AMC_It4_It4, AMC_It4_It3, AMC_It4_It2, AMC_It4_It1, AMC_It3_It6, AMC_It3_It5, AMC_It3_It4, AMC_It3_It3, AMC_It3_It2, AMC_It3_It1, AMC_It2_It6, AMC_It2_It5, AMC_It2_It4, AMC_It2_It3, AMC_It2_It2, AMC_It2_It1, AMC_It1_It6, AMC_It1_It5, AMC_It1_It4, AMC_It1_It3, AMC_It1_It2, AMC_It1_It1) | sum(Cpt1_It6, Cpt1_It5, Cpt1_It4, Cpt1_It3, Cpt1_It2, Cpt1_It1)<=42] | ~ [FMCb_dot<=FMCb_dot]] & [~ [85<=FMCb_dot] & [R_tout_dot<=66 & sum(AMC_It6_It6, AMC_It6_It5, AMC_It6_It4, AMC_It6_It3, AMC_It6_It2, AMC_It6_It1, AMC_It5_It6, AMC_It5_It5, AMC_It5_It4, AMC_It5_It3, AMC_It5_It2, AMC_It5_It1, AMC_It4_It6, AMC_It4_It5, AMC_It4_It4, AMC_It4_It3, AMC_It4_It2, AMC_It4_It1, AMC_It3_It6, AMC_It3_It5, AMC_It3_It4, AMC_It3_It3, AMC_It3_It2, AMC_It3_It1, AMC_It2_It6, AMC_It2_It5, AMC_It2_It4, AMC_It2_It3, AMC_It2_It2, AMC_It2_It1, AMC_It1_It6, AMC_It1_It5, AMC_It1_It4, AMC_It1_It3, AMC_It1_It2, AMC_It1_It1)<=sum(Cpt2_It6, Cpt2_It5, Cpt2_It4, Cpt2_It3, Cpt2_It2, Cpt2_It1)]]]]]] & [[[[[[FMCb_dot<=sum(FMC_It6, FMC_It5, FMC_It4, FMC_It3, FMC_It2, FMC_It1) | cable_free_dot<=78] | ~ [sum(AMC_It6_It6, AMC_It6_It5, AMC_It6_It4, AMC_It6_It3, AMC_It6_It2, AMC_It6_It1, AMC_It5_It6, AMC_It5_It5, AMC_It5_It4, AMC_It5_It3, AMC_It5_It2, AMC_It5_It1, AMC_It4_It6, AMC_It4_It5, AMC_It4_It4, AMC_It4_It3, AMC_It4_It2, AMC_It4_It1, AMC_It3_It6, AMC_It3_It5, AMC_It3_It4, AMC_It3_It3, AMC_It3_It2, AMC_It3_It1, AMC_It2_It6, AMC_It2_It5, AMC_It2_It4, AMC_It2_It3, AMC_It2_It2, AMC_It2_It1, AMC_It1_It6, AMC_It1_It5, AMC_It1_It4, AMC_It1_It3, AMC_It1_It2, AMC_It1_It1)<=sum(Cpt2_It6, Cpt2_It5, Cpt2_It4, Cpt2_It3, Cpt2_It2, Cpt2_It1)]] | 85<=sum(RMC_It6, RMC_It5, RMC_It4, RMC_It3, RMC_It2, RMC_It1)] & [sum(AMC_It6_It6, AMC_It6_It5, AMC_It6_It4, AMC_It6_It3, AMC_It6_It2, AMC_It6_It1, AMC_It5_It6, AMC_It5_It5, AMC_It5_It4, AMC_It5_It3, AMC_It5_It2, AMC_It5_It1, AMC_It4_It6, AMC_It4_It5, AMC_It4_It4, AMC_It4_It3, AMC_It4_It2, AMC_It4_It1, AMC_It3_It6, AMC_It3_It5, AMC_It3_It4, AMC_It3_It3, AMC_It3_It2, AMC_It3_It1, AMC_It2_It6, AMC_It2_It5, AMC_It2_It4, AMC_It2_It3, AMC_It2_It2, AMC_It2_It1, AMC_It1_It6, AMC_It1_It5, AMC_It1_It4, AMC_It1_It3, AMC_It1_It2, AMC_It1_It1)<=14 | [[sum(loop_em_It6, loop_em_It5, loop_em_It4, loop_em_It3, loop_em_It2, loop_em_It1)<=sum(MSG_It6, MSG_It5, MSG_It4, MSG_It3, MSG_It2, MSG_It1) | 47<=sum(Cpt2_It6, Cpt2_It5, Cpt2_It4, Cpt2_It3, Cpt2_It2, Cpt2_It1)] & [20<=cable_free_dot & 85<=sum(Cpt1_It6, Cpt1_It5, Cpt1_It4, Cpt1_It3, Cpt1_It2, Cpt1_It1)]]]] | [~ [sum(Cpt1_It6, Cpt1_It5, Cpt1_It4, Cpt1_It3, Cpt1_It2, Cpt1_It1)<=sum(RMC_It6, RMC_It5, RMC_It4, RMC_It3, RMC_It2, RMC_It1)] | [2<=sum(wait_ack_It6_It6, wait_ack_It6_It5, wait_ack_It6_It4, wait_ack_It6_It3, wait_ack_It6_It2, wait_ack_It6_It1, wait_ack_It5_It6, wait_ack_It5_It5, wait_ack_It5_It4, wait_ack_It5_It3, wait_ack_It5_It2, wait_ack_It5_It1, wait_ack_It4_It6, wait_ack_It4_It5, wait_ack_It4_It4, wait_ack_It4_It3, wait_ack_It4_It2, wait_ack_It4_It1, wait_ack_It3_It6, wait_ack_It3_It5, wait_ack_It3_It4, wait_ack_It3_It3, wait_ack_It3_It2, wait_ack_It3_It1, wait_ack_It2_It6, wait_ack_It2_It5, wait_ack_It2_It4, wait_ack_It2_It3, wait_ack_It2_It2, wait_ack_It2_It1, wait_ack_It1_It6, wait_ack_It1_It5, wait_ack_It1_It4, wait_ack_It1_It3, wait_ack_It1_It2, wait_ack_It1_It1) & [[sum(listen_It6, listen_It5, listen_It4, listen_It3, listen_It2, listen_It1)<=sum(RMC_It6, RMC_It5, RMC_It4, RMC_It3, RMC_It2, RMC_It1) | sum(AMC_It6_It6, AMC_It6_It5, AMC_It6_It4, AMC_It6_It3, AMC_It6_It2, AMC_It6_It1, AMC_It5_It6, AMC_It5_It5, AMC_It5_It4, AMC_It5_It3, AMC_It5_It2, AMC_It5_It1, AMC_It4_It6, AMC_It4_It5, AMC_It4_It4, AMC_It4_It3, AMC_It4_It2, AMC_It4_It1, AMC_It3_It6, AMC_It3_It5, AMC_It3_It4, AMC_It3_It3, AMC_It3_It2, AMC_It3_It1, AMC_It2_It6, AMC_It2_It5, AMC_It2_It4, AMC_It2_It3, AMC_It2_It2, AMC_It2_It1, AMC_It1_It6, AMC_It1_It5, AMC_It1_It4, AMC_It1_It3, AMC_It1_It2, AMC_It1_It1)<=90] | S_tout_dot<=56]]]] | 92<=sum(loop_em_It6, loop_em_It5, loop_em_It4, loop_em_It3, loop_em_It2, loop_em_It1)]]] | [T_out_dot<=ACK_dot | sum(AMC_It6_It6, AMC_It6_It5, AMC_It6_It4, AMC_It6_It3, AMC_It6_It2, AMC_It6_It1, AMC_It5_It6, AMC_It5_It5, AMC_It5_It4, AMC_It5_It3, AMC_It5_It2, AMC_It5_It1, AMC_It4_It6, AMC_It4_It5, AMC_It4_It4, AMC_It4_It3, AMC_It4_It2, AMC_It4_It1, AMC_It3_It6, AMC_It3_It5, AMC_It3_It4, AMC_It3_It3, AMC_It3_It2, AMC_It3_It1, AMC_It2_It6, AMC_It2_It5, AMC_It2_It4, AMC_It2_It3, AMC_It2_It2, AMC_It2_It1, AMC_It1_It6, AMC_It1_It5, AMC_It1_It4, AMC_It1_It3, AMC_It1_It2, AMC_It1_It1)<=23]]]
normalized: ~ [E [true U ~ [[~ [[[92<=sum(loop_em_It6, loop_em_It5, loop_em_It4, loop_em_It3, loop_em_It2, loop_em_It1) | [[[2<=sum(wait_ack_It6_It6, wait_ack_It6_It5, wait_ack_It6_It4, wait_ack_It6_It3, wait_ack_It6_It2, wait_ack_It6_It1, wait_ack_It5_It6, wait_ack_It5_It5, wait_ack_It5_It4, wait_ack_It5_It3, wait_ack_It5_It2, wait_ack_It5_It1, wait_ack_It4_It6, wait_ack_It4_It5, wait_ack_It4_It4, wait_ack_It4_It3, wait_ack_It4_It2, wait_ack_It4_It1, wait_ack_It3_It6, wait_ack_It3_It5, wait_ack_It3_It4, wait_ack_It3_It3, wait_ack_It3_It2, wait_ack_It3_It1, wait_ack_It2_It6, wait_ack_It2_It5, wait_ack_It2_It4, wait_ack_It2_It3, wait_ack_It2_It2, wait_ack_It2_It1, wait_ack_It1_It6, wait_ack_It1_It5, wait_ack_It1_It4, wait_ack_It1_It3, wait_ack_It1_It2, wait_ack_It1_It1) & [S_tout_dot<=56 | [sum(listen_It6, listen_It5, listen_It4, listen_It3, listen_It2, listen_It1)<=sum(RMC_It6, RMC_It5, RMC_It4, RMC_It3, RMC_It2, RMC_It1) | sum(AMC_It6_It6, AMC_It6_It5, AMC_It6_It4, AMC_It6_It3, AMC_It6_It2, AMC_It6_It1, AMC_It5_It6, AMC_It5_It5, AMC_It5_It4, AMC_It5_It3, AMC_It5_It2, AMC_It5_It1, AMC_It4_It6, AMC_It4_It5, AMC_It4_It4, AMC_It4_It3, AMC_It4_It2, AMC_It4_It1, AMC_It3_It6, AMC_It3_It5, AMC_It3_It4, AMC_It3_It3, AMC_It3_It2, AMC_It3_It1, AMC_It2_It6, AMC_It2_It5, AMC_It2_It4, AMC_It2_It3, AMC_It2_It2, AMC_It2_It1, AMC_It1_It6, AMC_It1_It5, AMC_It1_It4, AMC_It1_It3, AMC_It1_It2, AMC_It1_It1)<=90]]] | ~ [sum(Cpt1_It6, Cpt1_It5, Cpt1_It4, Cpt1_It3, Cpt1_It2, Cpt1_It1)<=sum(RMC_It6, RMC_It5, RMC_It4, RMC_It3, RMC_It2, RMC_It1)]] | [[sum(AMC_It6_It6, AMC_It6_It5, AMC_It6_It4, AMC_It6_It3, AMC_It6_It2, AMC_It6_It1, AMC_It5_It6, AMC_It5_It5, AMC_It5_It4, AMC_It5_It3, AMC_It5_It2, AMC_It5_It1, AMC_It4_It6, AMC_It4_It5, AMC_It4_It4, AMC_It4_It3, AMC_It4_It2, AMC_It4_It1, AMC_It3_It6, AMC_It3_It5, AMC_It3_It4, AMC_It3_It3, AMC_It3_It2, AMC_It3_It1, AMC_It2_It6, AMC_It2_It5, AMC_It2_It4, AMC_It2_It3, AMC_It2_It2, AMC_It2_It1, AMC_It1_It6, AMC_It1_It5, AMC_It1_It4, AMC_It1_It3, AMC_It1_It2, AMC_It1_It1)<=14 | [[20<=cable_free_dot & 85<=sum(Cpt1_It6, Cpt1_It5, Cpt1_It4, Cpt1_It3, Cpt1_It2, Cpt1_It1)] & [sum(loop_em_It6, loop_em_It5, loop_em_It4, loop_em_It3, loop_em_It2, loop_em_It1)<=sum(MSG_It6, MSG_It5, MSG_It4, MSG_It3, MSG_It2, MSG_It1) | 47<=sum(Cpt2_It6, Cpt2_It5, Cpt2_It4, Cpt2_It3, Cpt2_It2, Cpt2_It1)]]] & [85<=sum(RMC_It6, RMC_It5, RMC_It4, RMC_It3, RMC_It2, RMC_It1) | [~ [sum(AMC_It6_It6, AMC_It6_It5, AMC_It6_It4, AMC_It6_It3, AMC_It6_It2, AMC_It6_It1, AMC_It5_It6, AMC_It5_It5, AMC_It5_It4, AMC_It5_It3, AMC_It5_It2, AMC_It5_It1, AMC_It4_It6, AMC_It4_It5, AMC_It4_It4, AMC_It4_It3, AMC_It4_It2, AMC_It4_It1, AMC_It3_It6, AMC_It3_It5, AMC_It3_It4, AMC_It3_It3, AMC_It3_It2, AMC_It3_It1, AMC_It2_It6, AMC_It2_It5, AMC_It2_It4, AMC_It2_It3, AMC_It2_It2, AMC_It2_It1, AMC_It1_It6, AMC_It1_It5, AMC_It1_It4, AMC_It1_It3, AMC_It1_It2, AMC_It1_It1)<=sum(Cpt2_It6, Cpt2_It5, Cpt2_It4, Cpt2_It3, Cpt2_It2, Cpt2_It1)] | [FMCb_dot<=sum(FMC_It6, FMC_It5, FMC_It4, FMC_It3, FMC_It2, FMC_It1) | cable_free_dot<=78]]]]]] & [[[[[[R_tout_dot<=66 & sum(AMC_It6_It6, AMC_It6_It5, AMC_It6_It4, AMC_It6_It3, AMC_It6_It2, AMC_It6_It1, AMC_It5_It6, AMC_It5_It5, AMC_It5_It4, AMC_It5_It3, AMC_It5_It2, AMC_It5_It1, AMC_It4_It6, AMC_It4_It5, AMC_It4_It4, AMC_It4_It3, AMC_It4_It2, AMC_It4_It1, AMC_It3_It6, AMC_It3_It5, AMC_It3_It4, AMC_It3_It3, AMC_It3_It2, AMC_It3_It1, AMC_It2_It6, AMC_It2_It5, AMC_It2_It4, AMC_It2_It3, AMC_It2_It2, AMC_It2_It1, AMC_It1_It6, AMC_It1_It5, AMC_It1_It4, AMC_It1_It3, AMC_It1_It2, AMC_It1_It1)<=sum(Cpt2_It6, Cpt2_It5, Cpt2_It4, Cpt2_It3, Cpt2_It2, Cpt2_It1)] & ~ [85<=FMCb_dot]] & [~ [FMCb_dot<=FMCb_dot] | [sum(PMC_It6, PMC_It5, PMC_It4, PMC_It3, PMC_It2, PMC_It1)<=sum(AMC_It6_It6, AMC_It6_It5, AMC_It6_It4, AMC_It6_It3, AMC_It6_It2, AMC_It6_It1, AMC_It5_It6, AMC_It5_It5, AMC_It5_It4, AMC_It5_It3, AMC_It5_It2, AMC_It5_It1, AMC_It4_It6, AMC_It4_It5, AMC_It4_It4, AMC_It4_It3, AMC_It4_It2, AMC_It4_It1, AMC_It3_It6, AMC_It3_It5, AMC_It3_It4, AMC_It3_It3, AMC_It3_It2, AMC_It3_It1, AMC_It2_It6, AMC_It2_It5, AMC_It2_It4, AMC_It2_It3, AMC_It2_It2, AMC_It2_It1, AMC_It1_It6, AMC_It1_It5, AMC_It1_It4, AMC_It1_It3, AMC_It1_It2, AMC_It1_It1) | sum(Cpt1_It6, Cpt1_It5, Cpt1_It4, Cpt1_It3, Cpt1_It2, Cpt1_It1)<=42]]] | ~ [sum(loop_em_It6, loop_em_It5, loop_em_It4, loop_em_It3, loop_em_It2, loop_em_It1)<=cable_free_dot]] & ~ [[[FMCb_dot<=93 & ACK_dot<=69] & ~ [sum(cable_used_It6, cable_used_It5, cable_used_It4, cable_used_It3, cable_used_It2, cable_used_It1)<=sum(wait_cable_It6, wait_cable_It5, wait_cable_It4, wait_cable_It3, wait_cable_It2, wait_cable_It1)]]]] & ~ [[[FMCb_dot<=ACK_dot & [[sum(wait_cable_It6, wait_cable_It5, wait_cable_It4, wait_cable_It3, wait_cable_It2, wait_cable_It1)<=14 & sum(wait_msg_It6, wait_msg_It5, wait_msg_It4, wait_msg_It3, wait_msg_It2, wait_msg_It1)<=sum(PMC_It6, PMC_It5, PMC_It4, PMC_It3, PMC_It2, PMC_It1)] | [sum(RMC_It6, RMC_It5, RMC_It4, RMC_It3, RMC_It2, RMC_It1)<=sum(msgl_It6, msgl_It5, msgl_It4, msgl_It3, msgl_It2, msgl_It1) | sum(cable_used_It6, cable_used_It5, cable_used_It4, cable_used_It3, cable_used_It2, cable_used_It1)<=sum(loop_em_It6, loop_em_It5, loop_em_It4, loop_em_It3, loop_em_It2, loop_em_It1)]]] & [~ [[80<=sum(MSG_It6, MSG_It5, MSG_It4, MSG_It3, MSG_It2, MSG_It1) | sum(listen_It6, listen_It5, listen_It4, listen_It3, listen_It2, listen_It1)<=88]] & [97<=sum(Cpt1_It6, Cpt1_It5, Cpt1_It4, Cpt1_It3, Cpt1_It2, Cpt1_It1) | [sum(FMC_It6, FMC_It5, FMC_It4, FMC_It3, FMC_It2, FMC_It1)<=46 | 33<=R_tout_dot]]]]]]]] | [T_out_dot<=ACK_dot | sum(AMC_It6_It6, AMC_It6_It5, AMC_It6_It4, AMC_It6_It3, AMC_It6_It2, AMC_It6_It1, AMC_It5_It6, AMC_It5_It5, AMC_It5_It4, AMC_It5_It3, AMC_It5_It2, AMC_It5_It1, AMC_It4_It6, AMC_It4_It5, AMC_It4_It4, AMC_It4_It3, AMC_It4_It2, AMC_It4_It1, AMC_It3_It6, AMC_It3_It5, AMC_It3_It4, AMC_It3_It3, AMC_It3_It2, AMC_It3_It1, AMC_It2_It6, AMC_It2_It5, AMC_It2_It4, AMC_It2_It3, AMC_It2_It2, AMC_It2_It1, AMC_It1_It6, AMC_It1_It5, AMC_It1_It4, AMC_It1_It3, AMC_It1_It2, AMC_It1_It1)<=23]]]]]

abstracting: (sum(AMC_It6_It6, AMC_It6_It5, AMC_It6_It4, AMC_It6_It3, AMC_It6_It2, AMC_It6_It1, AMC_It5_It6, AMC_It5_It5, AMC_It5_It4, AMC_It5_It3, AMC_It5_It2, AMC_It5_It1, AMC_It4_It6, AMC_It4_It5, AMC_It4_It4, AMC_It4_It3, AMC_It4_It2, AMC_It4_It1, AMC_It3_It6, AMC_It3_It5, AMC_It3_It4, AMC_It3_It3, AMC_It3_It2, AMC_It3_It1, AMC_It2_It6, AMC_It2_It5, AMC_It2_It4, AMC_It2_It3, AMC_It2_It2, AMC_It2_It1, AMC_It1_It6, AMC_It1_It5, AMC_It1_It4, AMC_It1_It3, AMC_It1_It2, AMC_It1_It1)<=23)
TIME LIMIT: Killed by timeout after 3600 seconds
MemTotal: 16393216 kB
MemFree: 9583928 kB
After kill :
MemTotal: 16393216 kB
MemFree: 16095472 kB

BK_TIME_CONFINEMENT_REACHED

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
++ perl -pe 's/.*\.//g'
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination ReachabilityCardinality -timeout 360 -rebuildPNML
check for maximal unmarked siphon
found
The net has a maximal unmarked siphon:
wait_ack_It5_It5
wait_ack_It6_It6
wait_ack_It1_It1
wait_ack_It2_It2
wait_ack_It3_It3
wait_ack_It4_It4

The net has transition(s) that can never fire:
I_reemit_0_0
I_reemit_1_1
I_reemit_2_2
I_reemit_3_3
I_reemit_4_4
I_reemit_5_5
I_free_1_1
I_free_0_0
I_free_2_2
I_free_3_3
I_free_4_4
I_free_5_5

check for constant places
msgl_It1
msgl_It2
msgl_It3
msgl_It4
msgl_It5
msgl_It6
found 6 constant places
check if there are places and transitions
ok
check if there are transitions without pre-places
ok
check if at least one transition is enabled in m0
ok
check if there are transitions that can never fire
ok


initing FirstDep: 0m 0.002sec

29128 61193 79943 103073 118853 132090 165236 204064 206693 210136 232225 296086 339045 334345 361594 360356 402161 402032 364097 461630 531264 432455 530856 608077 523308 615346 679258 689134
iterations count:2870808 (6200), effective:37820 (81)

initing FirstDep: 0m 0.001sec


idd.h:1025: Timeout: after 422 sec


idd.h:1025: Timeout: after 422 sec


idd.h:1025: Timeout: after 351 sec


idd.h:1025: Timeout: after 292 sec


idd.h:1025: Timeout: after 244 sec


idd.h:1025: Timeout: after 203 sec

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="SafeBus-COL-06"
export BK_EXAMINATION="ReachabilityCardinality"
export BK_TOOL="marciexred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool marciexred"
echo " Input is SafeBus-COL-06, examination is ReachabilityCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r362-smll-167891812400214"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/SafeBus-COL-06.tgz
mv SafeBus-COL-06 execution
cd execution
if [ "ReachabilityCardinality" = "ReachabilityDeadlock" ] || [ "ReachabilityCardinality" = "UpperBounds" ] || [ "ReachabilityCardinality" = "QuasiLiveness" ] || [ "ReachabilityCardinality" = "StableMarking" ] || [ "ReachabilityCardinality" = "Liveness" ] || [ "ReachabilityCardinality" = "OneSafe" ] || [ "ReachabilityCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "ReachabilityCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "ReachabilityCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "ReachabilityCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property ReachabilityCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "ReachabilityCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' ReachabilityCardinality.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "ReachabilityCardinality" = "ReachabilityDeadlock" ] || [ "ReachabilityCardinality" = "QuasiLiveness" ] || [ "ReachabilityCardinality" = "StableMarking" ] || [ "ReachabilityCardinality" = "Liveness" ] || [ "ReachabilityCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME ReachabilityCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;