fond
Model Checking Contest 2023
13th edition, Paris, France, April 26, 2023 (at TOOLympics II)
Execution of r361-smll-167891810900130
Last Updated
May 14, 2023

About the Execution of LTSMin+red for RwMutex-PT-r0010w0100

Execution Summary
Max Memory
Used (MB)
Time wait (ms) CPU Usage (ms) I/O Wait (ms) Computed Result Execution
Status
380.151 11486.00 31170.00 192.00 TTFTFTFTFFTTTTTT normal

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r361-smll-167891810900130.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool ltsminxred
Input is RwMutex-PT-r0010w0100, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r361-smll-167891810900130
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 604K
-rw-r--r-- 1 mcc users 6.7K Feb 25 22:50 CTLCardinality.txt
-rw-r--r-- 1 mcc users 71K Feb 25 22:50 CTLCardinality.xml
-rw-r--r-- 1 mcc users 6.1K Feb 25 22:48 CTLFireability.txt
-rw-r--r-- 1 mcc users 57K Feb 25 22:48 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:41 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.5K Jan 29 11:41 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.7K Feb 25 16:48 LTLCardinality.txt
-rw-r--r-- 1 mcc users 25K Feb 25 16:48 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.2K Feb 25 16:48 LTLFireability.txt
-rw-r--r-- 1 mcc users 16K Feb 25 16:48 LTLFireability.xml
-rw-r--r-- 1 mcc users 10K Feb 25 22:53 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 106K Feb 25 22:53 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 6.9K Feb 25 22:52 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 55K Feb 25 22:52 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.7K Feb 25 16:48 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Feb 25 16:48 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 equiv_col
-rw-r--r-- 1 mcc users 11 Mar 5 18:23 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 iscolored
-rw-r--r-- 1 mcc users 183K Mar 5 18:23 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME RwMutex-PT-r0010w0100-CTLFireability-00
FORMULA_NAME RwMutex-PT-r0010w0100-CTLFireability-01
FORMULA_NAME RwMutex-PT-r0010w0100-CTLFireability-02
FORMULA_NAME RwMutex-PT-r0010w0100-CTLFireability-03
FORMULA_NAME RwMutex-PT-r0010w0100-CTLFireability-04
FORMULA_NAME RwMutex-PT-r0010w0100-CTLFireability-05
FORMULA_NAME RwMutex-PT-r0010w0100-CTLFireability-06
FORMULA_NAME RwMutex-PT-r0010w0100-CTLFireability-07
FORMULA_NAME RwMutex-PT-r0010w0100-CTLFireability-08
FORMULA_NAME RwMutex-PT-r0010w0100-CTLFireability-09
FORMULA_NAME RwMutex-PT-r0010w0100-CTLFireability-10
FORMULA_NAME RwMutex-PT-r0010w0100-CTLFireability-11
FORMULA_NAME RwMutex-PT-r0010w0100-CTLFireability-12
FORMULA_NAME RwMutex-PT-r0010w0100-CTLFireability-13
FORMULA_NAME RwMutex-PT-r0010w0100-CTLFireability-14
FORMULA_NAME RwMutex-PT-r0010w0100-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1679046796385

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=ltsminxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=RwMutex-PT-r0010w0100
Applying reductions before tool ltsmin
Invoking reducer
Running Version 202303021504
[2023-03-17 09:53:18] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-17 09:53:18] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-17 09:53:19] [INFO ] Load time of PNML (sax parser for PT used): 131 ms
[2023-03-17 09:53:19] [INFO ] Transformed 230 places.
[2023-03-17 09:53:19] [INFO ] Transformed 220 transitions.
[2023-03-17 09:53:19] [INFO ] Found NUPN structural information;
[2023-03-17 09:53:19] [INFO ] Parsed PT model containing 230 places and 220 transitions and 2460 arcs in 246 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 16 ms.
Initial state reduction rules removed 1 formulas.
FORMULA RwMutex-PT-r0010w0100-CTLFireability-07 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
Support contains 113 out of 230 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 230/230 places, 220/220 transitions.
Applied a total of 0 rules in 32 ms. Remains 230 /230 variables (removed 0) and now considering 220/220 (removed 0) transitions.
// Phase 1: matrix 220 rows 230 cols
[2023-03-17 09:53:19] [INFO ] Computed 120 place invariants in 44 ms
[2023-03-17 09:53:19] [INFO ] Implicit Places using invariants in 574 ms returned [2, 3, 8, 10, 11, 13, 14, 23, 56, 67, 100, 112, 123, 134, 147, 148, 150, 152, 154, 156, 157, 160, 161, 162, 165, 166, 167, 168, 172, 175, 176, 177, 178, 179, 180, 181, 184, 185, 186, 187, 189, 190, 192, 198, 199, 200, 201, 203, 204, 208, 211, 214, 215, 216, 220, 223, 225, 228, 229]
Discarding 59 places :
Implicit Place search using SMT only with invariants took 619 ms to find 59 implicit places.
Starting structural reductions in LTL mode, iteration 1 : 171/230 places, 220/220 transitions.
Discarding 27 places :
Symmetric choice reduction at 0 with 27 rule applications. Total rules 27 place count 144 transition count 193
Iterating global reduction 0 with 27 rules applied. Total rules applied 54 place count 144 transition count 193
Ensure Unique test removed 27 transitions
Reduce isomorphic transitions removed 27 transitions.
Iterating post reduction 0 with 27 rules applied. Total rules applied 81 place count 144 transition count 166
Applied a total of 81 rules in 17 ms. Remains 144 /171 variables (removed 27) and now considering 166/220 (removed 54) transitions.
// Phase 1: matrix 166 rows 144 cols
[2023-03-17 09:53:19] [INFO ] Computed 61 place invariants in 9 ms
[2023-03-17 09:53:19] [INFO ] Implicit Places using invariants in 98 ms returned []
[2023-03-17 09:53:19] [INFO ] Invariant cache hit.
[2023-03-17 09:53:20] [INFO ] Implicit Places using invariants and state equation in 182 ms returned []
Implicit Place search using SMT with State Equation took 285 ms to find 0 implicit places.
Starting structural reductions in LTL mode, iteration 2 : 144/230 places, 166/220 transitions.
Finished structural reductions in LTL mode , in 2 iterations and 955 ms. Remains : 144/230 places, 166/220 transitions.
Support contains 113 out of 144 places after structural reductions.
[2023-03-17 09:53:20] [INFO ] Flatten gal took : 98 ms
[2023-03-17 09:53:20] [INFO ] Flatten gal took : 47 ms
[2023-03-17 09:53:20] [INFO ] Input system was already deterministic with 166 transitions.
Support contains 112 out of 144 places (down from 113) after GAL structural reductions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 803 ms. (steps per millisecond=12 ) properties (out of 91) seen :67
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 24) seen :1
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 23) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 23) seen :1
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 22) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 22) seen :1
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 21) seen :1
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 20) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 20) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 20) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 20) seen :1
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 19) seen :1
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 18) seen :1
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 17) seen :1
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 3 ms. (steps per millisecond=333 ) properties (out of 16) seen :1
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 15) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 15) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 15) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 15) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 15) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 15) seen :1
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 14) seen :1
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 13) seen :1
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 12) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 12) seen :0
Running SMT prover for 12 properties.
[2023-03-17 09:53:21] [INFO ] Invariant cache hit.
[2023-03-17 09:53:22] [INFO ] [Real]Absence check using 61 positive place invariants in 39 ms returned sat
[2023-03-17 09:53:22] [INFO ] After 200ms SMT Verify possible using all constraints in real domain returned unsat :6 sat :0 real:6
[2023-03-17 09:53:22] [INFO ] [Nat]Absence check using 61 positive place invariants in 29 ms returned sat
[2023-03-17 09:53:22] [INFO ] After 128ms SMT Verify possible using all constraints in natural domain returned unsat :12 sat :0
Fused 12 Parikh solutions to 0 different solutions.
Parikh walk visited 0 properties in 1 ms.
Successfully simplified 12 atomic propositions for a total of 15 simplifications.
[2023-03-17 09:53:22] [INFO ] Initial state reduction rules for CTL removed 1 formulas.
[2023-03-17 09:53:22] [INFO ] Flatten gal took : 39 ms
FORMULA RwMutex-PT-r0010w0100-CTLFireability-10 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
[2023-03-17 09:53:22] [INFO ] Flatten gal took : 38 ms
[2023-03-17 09:53:22] [INFO ] Input system was already deterministic with 166 transitions.
Support contains 62 out of 144 places (down from 85) after GAL structural reductions.
Computed a total of 0 stabilizing places and 0 stable transitions
Starting structural reductions in LTL mode, iteration 0 : 144/144 places, 166/166 transitions.
Discarding 28 places :
Symmetric choice reduction at 0 with 28 rule applications. Total rules 28 place count 116 transition count 138
Iterating global reduction 0 with 28 rules applied. Total rules applied 56 place count 116 transition count 138
Ensure Unique test removed 28 transitions
Reduce isomorphic transitions removed 28 transitions.
Iterating post reduction 0 with 28 rules applied. Total rules applied 84 place count 116 transition count 110
Applied a total of 84 rules in 20 ms. Remains 116 /144 variables (removed 28) and now considering 110/166 (removed 56) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 20 ms. Remains : 116/144 places, 110/166 transitions.
[2023-03-17 09:53:22] [INFO ] Flatten gal took : 20 ms
[2023-03-17 09:53:22] [INFO ] Flatten gal took : 21 ms
[2023-03-17 09:53:22] [INFO ] Input system was already deterministic with 110 transitions.
Starting structural reductions in LTL mode, iteration 0 : 144/144 places, 166/166 transitions.
Discarding 25 places :
Symmetric choice reduction at 0 with 25 rule applications. Total rules 25 place count 119 transition count 141
Iterating global reduction 0 with 25 rules applied. Total rules applied 50 place count 119 transition count 141
Ensure Unique test removed 25 transitions
Reduce isomorphic transitions removed 25 transitions.
Iterating post reduction 0 with 25 rules applied. Total rules applied 75 place count 119 transition count 116
Applied a total of 75 rules in 17 ms. Remains 119 /144 variables (removed 25) and now considering 116/166 (removed 50) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 17 ms. Remains : 119/144 places, 116/166 transitions.
[2023-03-17 09:53:22] [INFO ] Flatten gal took : 16 ms
[2023-03-17 09:53:22] [INFO ] Flatten gal took : 16 ms
[2023-03-17 09:53:22] [INFO ] Input system was already deterministic with 116 transitions.
Starting structural reductions in LTL mode, iteration 0 : 144/144 places, 166/166 transitions.
Discarding 27 places :
Symmetric choice reduction at 0 with 27 rule applications. Total rules 27 place count 117 transition count 139
Iterating global reduction 0 with 27 rules applied. Total rules applied 54 place count 117 transition count 139
Ensure Unique test removed 27 transitions
Reduce isomorphic transitions removed 27 transitions.
Iterating post reduction 0 with 27 rules applied. Total rules applied 81 place count 117 transition count 112
Applied a total of 81 rules in 8 ms. Remains 117 /144 variables (removed 27) and now considering 112/166 (removed 54) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 8 ms. Remains : 117/144 places, 112/166 transitions.
[2023-03-17 09:53:22] [INFO ] Flatten gal took : 16 ms
[2023-03-17 09:53:22] [INFO ] Flatten gal took : 15 ms
[2023-03-17 09:53:22] [INFO ] Input system was already deterministic with 112 transitions.
Starting structural reductions in LTL mode, iteration 0 : 144/144 places, 166/166 transitions.
Discarding 28 places :
Symmetric choice reduction at 0 with 28 rule applications. Total rules 28 place count 116 transition count 138
Iterating global reduction 0 with 28 rules applied. Total rules applied 56 place count 116 transition count 138
Ensure Unique test removed 28 transitions
Reduce isomorphic transitions removed 28 transitions.
Iterating post reduction 0 with 28 rules applied. Total rules applied 84 place count 116 transition count 110
Applied a total of 84 rules in 8 ms. Remains 116 /144 variables (removed 28) and now considering 110/166 (removed 56) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 8 ms. Remains : 116/144 places, 110/166 transitions.
[2023-03-17 09:53:22] [INFO ] Flatten gal took : 13 ms
[2023-03-17 09:53:22] [INFO ] Flatten gal took : 14 ms
[2023-03-17 09:53:22] [INFO ] Input system was already deterministic with 110 transitions.
Starting structural reductions in LTL mode, iteration 0 : 144/144 places, 166/166 transitions.
Discarding 27 places :
Symmetric choice reduction at 0 with 27 rule applications. Total rules 27 place count 117 transition count 139
Iterating global reduction 0 with 27 rules applied. Total rules applied 54 place count 117 transition count 139
Ensure Unique test removed 27 transitions
Reduce isomorphic transitions removed 27 transitions.
Iterating post reduction 0 with 27 rules applied. Total rules applied 81 place count 117 transition count 112
Applied a total of 81 rules in 7 ms. Remains 117 /144 variables (removed 27) and now considering 112/166 (removed 54) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 7 ms. Remains : 117/144 places, 112/166 transitions.
[2023-03-17 09:53:22] [INFO ] Flatten gal took : 16 ms
[2023-03-17 09:53:22] [INFO ] Flatten gal took : 14 ms
[2023-03-17 09:53:22] [INFO ] Input system was already deterministic with 112 transitions.
Starting structural reductions in LTL mode, iteration 0 : 144/144 places, 166/166 transitions.
Discarding 25 places :
Symmetric choice reduction at 0 with 25 rule applications. Total rules 25 place count 119 transition count 141
Iterating global reduction 0 with 25 rules applied. Total rules applied 50 place count 119 transition count 141
Ensure Unique test removed 25 transitions
Reduce isomorphic transitions removed 25 transitions.
Iterating post reduction 0 with 25 rules applied. Total rules applied 75 place count 119 transition count 116
Applied a total of 75 rules in 6 ms. Remains 119 /144 variables (removed 25) and now considering 116/166 (removed 50) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 6 ms. Remains : 119/144 places, 116/166 transitions.
[2023-03-17 09:53:22] [INFO ] Flatten gal took : 13 ms
[2023-03-17 09:53:22] [INFO ] Flatten gal took : 13 ms
[2023-03-17 09:53:22] [INFO ] Input system was already deterministic with 116 transitions.
Starting structural reductions in LTL mode, iteration 0 : 144/144 places, 166/166 transitions.
Discarding 28 places :
Symmetric choice reduction at 0 with 28 rule applications. Total rules 28 place count 116 transition count 138
Iterating global reduction 0 with 28 rules applied. Total rules applied 56 place count 116 transition count 138
Ensure Unique test removed 28 transitions
Reduce isomorphic transitions removed 28 transitions.
Iterating post reduction 0 with 28 rules applied. Total rules applied 84 place count 116 transition count 110
Applied a total of 84 rules in 6 ms. Remains 116 /144 variables (removed 28) and now considering 110/166 (removed 56) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 6 ms. Remains : 116/144 places, 110/166 transitions.
[2023-03-17 09:53:22] [INFO ] Flatten gal took : 12 ms
[2023-03-17 09:53:22] [INFO ] Flatten gal took : 13 ms
[2023-03-17 09:53:22] [INFO ] Input system was already deterministic with 110 transitions.
Starting structural reductions in LTL mode, iteration 0 : 144/144 places, 166/166 transitions.
Discarding 28 places :
Symmetric choice reduction at 0 with 28 rule applications. Total rules 28 place count 116 transition count 138
Iterating global reduction 0 with 28 rules applied. Total rules applied 56 place count 116 transition count 138
Ensure Unique test removed 28 transitions
Reduce isomorphic transitions removed 28 transitions.
Iterating post reduction 0 with 28 rules applied. Total rules applied 84 place count 116 transition count 110
Applied a total of 84 rules in 6 ms. Remains 116 /144 variables (removed 28) and now considering 110/166 (removed 56) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 6 ms. Remains : 116/144 places, 110/166 transitions.
[2023-03-17 09:53:22] [INFO ] Flatten gal took : 11 ms
[2023-03-17 09:53:22] [INFO ] Flatten gal took : 12 ms
[2023-03-17 09:53:23] [INFO ] Input system was already deterministic with 110 transitions.
Starting structural reductions in LTL mode, iteration 0 : 144/144 places, 166/166 transitions.
Discarding 27 places :
Symmetric choice reduction at 0 with 27 rule applications. Total rules 27 place count 117 transition count 139
Iterating global reduction 0 with 27 rules applied. Total rules applied 54 place count 117 transition count 139
Ensure Unique test removed 27 transitions
Reduce isomorphic transitions removed 27 transitions.
Iterating post reduction 0 with 27 rules applied. Total rules applied 81 place count 117 transition count 112
Applied a total of 81 rules in 7 ms. Remains 117 /144 variables (removed 27) and now considering 112/166 (removed 54) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 7 ms. Remains : 117/144 places, 112/166 transitions.
[2023-03-17 09:53:23] [INFO ] Flatten gal took : 11 ms
[2023-03-17 09:53:23] [INFO ] Flatten gal took : 12 ms
[2023-03-17 09:53:23] [INFO ] Input system was already deterministic with 112 transitions.
Starting structural reductions in LTL mode, iteration 0 : 144/144 places, 166/166 transitions.
Discarding 27 places :
Symmetric choice reduction at 0 with 27 rule applications. Total rules 27 place count 117 transition count 139
Iterating global reduction 0 with 27 rules applied. Total rules applied 54 place count 117 transition count 139
Ensure Unique test removed 27 transitions
Reduce isomorphic transitions removed 27 transitions.
Iterating post reduction 0 with 27 rules applied. Total rules applied 81 place count 117 transition count 112
Applied a total of 81 rules in 6 ms. Remains 117 /144 variables (removed 27) and now considering 112/166 (removed 54) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 7 ms. Remains : 117/144 places, 112/166 transitions.
[2023-03-17 09:53:23] [INFO ] Flatten gal took : 10 ms
[2023-03-17 09:53:23] [INFO ] Flatten gal took : 11 ms
[2023-03-17 09:53:23] [INFO ] Input system was already deterministic with 112 transitions.
Starting structural reductions in LTL mode, iteration 0 : 144/144 places, 166/166 transitions.
Discarding 25 places :
Symmetric choice reduction at 0 with 25 rule applications. Total rules 25 place count 119 transition count 141
Iterating global reduction 0 with 25 rules applied. Total rules applied 50 place count 119 transition count 141
Ensure Unique test removed 25 transitions
Reduce isomorphic transitions removed 25 transitions.
Iterating post reduction 0 with 25 rules applied. Total rules applied 75 place count 119 transition count 116
Applied a total of 75 rules in 6 ms. Remains 119 /144 variables (removed 25) and now considering 116/166 (removed 50) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 7 ms. Remains : 119/144 places, 116/166 transitions.
[2023-03-17 09:53:23] [INFO ] Flatten gal took : 11 ms
[2023-03-17 09:53:23] [INFO ] Flatten gal took : 12 ms
[2023-03-17 09:53:23] [INFO ] Input system was already deterministic with 116 transitions.
Starting structural reductions in LTL mode, iteration 0 : 144/144 places, 166/166 transitions.
Discarding 27 places :
Symmetric choice reduction at 0 with 27 rule applications. Total rules 27 place count 117 transition count 139
Iterating global reduction 0 with 27 rules applied. Total rules applied 54 place count 117 transition count 139
Ensure Unique test removed 27 transitions
Reduce isomorphic transitions removed 27 transitions.
Iterating post reduction 0 with 27 rules applied. Total rules applied 81 place count 117 transition count 112
Applied a total of 81 rules in 7 ms. Remains 117 /144 variables (removed 27) and now considering 112/166 (removed 54) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 7 ms. Remains : 117/144 places, 112/166 transitions.
[2023-03-17 09:53:23] [INFO ] Flatten gal took : 10 ms
[2023-03-17 09:53:23] [INFO ] Flatten gal took : 11 ms
[2023-03-17 09:53:23] [INFO ] Input system was already deterministic with 112 transitions.
Starting structural reductions in LTL mode, iteration 0 : 144/144 places, 166/166 transitions.
Discarding 28 places :
Symmetric choice reduction at 0 with 28 rule applications. Total rules 28 place count 116 transition count 138
Iterating global reduction 0 with 28 rules applied. Total rules applied 56 place count 116 transition count 138
Ensure Unique test removed 28 transitions
Reduce isomorphic transitions removed 28 transitions.
Iterating post reduction 0 with 28 rules applied. Total rules applied 84 place count 116 transition count 110
Applied a total of 84 rules in 6 ms. Remains 116 /144 variables (removed 28) and now considering 110/166 (removed 56) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 6 ms. Remains : 116/144 places, 110/166 transitions.
[2023-03-17 09:53:23] [INFO ] Flatten gal took : 10 ms
[2023-03-17 09:53:23] [INFO ] Flatten gal took : 11 ms
[2023-03-17 09:53:23] [INFO ] Input system was already deterministic with 110 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 144/144 places, 166/166 transitions.
Graph (trivial) has 6 edges and 144 vertex of which 6 / 144 are part of one of the 3 SCC in 3 ms
Free SCC test removed 3 places
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Drop transitions removed 79 transitions
Trivial Post-agglo rules discarded 79 transitions
Performed 79 trivial Post agglomeration. Transition count delta: 79
Iterating post reduction 0 with 79 rules applied. Total rules applied 80 place count 141 transition count 84
Reduce places removed 130 places and 0 transitions.
Ensure Unique test removed 71 transitions
Reduce isomorphic transitions removed 71 transitions.
Iterating post reduction 1 with 201 rules applied. Total rules applied 281 place count 11 transition count 13
Drop transitions removed 1 transitions
Redundant transition composition rules discarded 1 transitions
Iterating global reduction 2 with 1 rules applied. Total rules applied 282 place count 11 transition count 12
Applied a total of 282 rules in 20 ms. Remains 11 /144 variables (removed 133) and now considering 12/166 (removed 154) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 20 ms. Remains : 11/144 places, 12/166 transitions.
[2023-03-17 09:53:23] [INFO ] Flatten gal took : 1 ms
[2023-03-17 09:53:23] [INFO ] Flatten gal took : 1 ms
[2023-03-17 09:53:23] [INFO ] Input system was already deterministic with 12 transitions.
[2023-03-17 09:53:23] [INFO ] Flatten gal took : 18 ms
[2023-03-17 09:53:23] [INFO ] Flatten gal took : 19 ms
[2023-03-17 09:53:23] [INFO ] Export to MCC of 14 properties in file /home/mcc/execution/CTLFireability.sr.xml took 7 ms.
[2023-03-17 09:53:23] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 144 places, 166 transitions and 1748 arcs took 3 ms.
Total runtime 4588 ms.
There are residual formulas that ITS could not solve within timeout
pnml2lts-sym model.pnml --lace-workers=4 --vset=lddmc --saturation=sat -rbs,w2W,ru,hf --sylvan-sizes=20,28,20,28 --ctl=/tmp/468/ctl_0_ --ctl=/tmp/468/ctl_1_ --ctl=/tmp/468/ctl_2_ --ctl=/tmp/468/ctl_3_ --ctl=/tmp/468/ctl_4_ --ctl=/tmp/468/ctl_5_ --ctl=/tmp/468/ctl_6_ --ctl=/tmp/468/ctl_7_ --ctl=/tmp/468/ctl_8_ --ctl=/tmp/468/ctl_9_ --ctl=/tmp/468/ctl_10_ --ctl=/tmp/468/ctl_11_ --ctl=/tmp/468/ctl_12_ --ctl=/tmp/468/ctl_13_ --mu-par --mu-opt
FORMULA RwMutex-PT-r0010w0100-CTLFireability-00 TRUE TECHNIQUES DECISION_DIAGRAMS PARALLEL_PROCESSING USE_NUPN
FORMULA RwMutex-PT-r0010w0100-CTLFireability-01 TRUE TECHNIQUES DECISION_DIAGRAMS PARALLEL_PROCESSING USE_NUPN
FORMULA RwMutex-PT-r0010w0100-CTLFireability-02 FALSE TECHNIQUES DECISION_DIAGRAMS PARALLEL_PROCESSING USE_NUPN
FORMULA RwMutex-PT-r0010w0100-CTLFireability-03 TRUE TECHNIQUES DECISION_DIAGRAMS PARALLEL_PROCESSING USE_NUPN
FORMULA RwMutex-PT-r0010w0100-CTLFireability-04 FALSE TECHNIQUES DECISION_DIAGRAMS PARALLEL_PROCESSING USE_NUPN
FORMULA RwMutex-PT-r0010w0100-CTLFireability-05 TRUE TECHNIQUES DECISION_DIAGRAMS PARALLEL_PROCESSING USE_NUPN
FORMULA RwMutex-PT-r0010w0100-CTLFireability-06 FALSE TECHNIQUES DECISION_DIAGRAMS PARALLEL_PROCESSING USE_NUPN
FORMULA RwMutex-PT-r0010w0100-CTLFireability-08 FALSE TECHNIQUES DECISION_DIAGRAMS PARALLEL_PROCESSING USE_NUPN
FORMULA RwMutex-PT-r0010w0100-CTLFireability-09 FALSE TECHNIQUES DECISION_DIAGRAMS PARALLEL_PROCESSING USE_NUPN
FORMULA RwMutex-PT-r0010w0100-CTLFireability-11 TRUE TECHNIQUES DECISION_DIAGRAMS PARALLEL_PROCESSING USE_NUPN
FORMULA RwMutex-PT-r0010w0100-CTLFireability-12 TRUE TECHNIQUES DECISION_DIAGRAMS PARALLEL_PROCESSING USE_NUPN
FORMULA RwMutex-PT-r0010w0100-CTLFireability-13 TRUE TECHNIQUES DECISION_DIAGRAMS PARALLEL_PROCESSING USE_NUPN
FORMULA RwMutex-PT-r0010w0100-CTLFireability-14 TRUE TECHNIQUES DECISION_DIAGRAMS PARALLEL_PROCESSING USE_NUPN
FORMULA RwMutex-PT-r0010w0100-CTLFireability-15 TRUE TECHNIQUES DECISION_DIAGRAMS PARALLEL_PROCESSING USE_NUPN

BK_STOP 1679046807871

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
mcc2023
ctl formula name RwMutex-PT-r0010w0100-CTLFireability-00
ctl formula formula --ctl=/tmp/468/ctl_0_
ctl formula name RwMutex-PT-r0010w0100-CTLFireability-01
ctl formula formula --ctl=/tmp/468/ctl_1_
ctl formula name RwMutex-PT-r0010w0100-CTLFireability-02
ctl formula formula --ctl=/tmp/468/ctl_2_
ctl formula name RwMutex-PT-r0010w0100-CTLFireability-03
ctl formula formula --ctl=/tmp/468/ctl_3_
ctl formula name RwMutex-PT-r0010w0100-CTLFireability-04
ctl formula formula --ctl=/tmp/468/ctl_4_
ctl formula name RwMutex-PT-r0010w0100-CTLFireability-05
ctl formula formula --ctl=/tmp/468/ctl_5_
ctl formula name RwMutex-PT-r0010w0100-CTLFireability-06
ctl formula formula --ctl=/tmp/468/ctl_6_
ctl formula name RwMutex-PT-r0010w0100-CTLFireability-08
ctl formula formula --ctl=/tmp/468/ctl_7_
ctl formula name RwMutex-PT-r0010w0100-CTLFireability-09
ctl formula formula --ctl=/tmp/468/ctl_8_
ctl formula name RwMutex-PT-r0010w0100-CTLFireability-11
ctl formula formula --ctl=/tmp/468/ctl_9_
ctl formula name RwMutex-PT-r0010w0100-CTLFireability-12
ctl formula formula --ctl=/tmp/468/ctl_10_
ctl formula name RwMutex-PT-r0010w0100-CTLFireability-13
ctl formula formula --ctl=/tmp/468/ctl_11_
ctl formula name RwMutex-PT-r0010w0100-CTLFireability-14
ctl formula formula --ctl=/tmp/468/ctl_12_
ctl formula name RwMutex-PT-r0010w0100-CTLFireability-15
ctl formula formula --ctl=/tmp/468/ctl_13_
pnml2lts-sym: Exploration order is bfs-prev
pnml2lts-sym: Saturation strategy is sat
pnml2lts-sym: Guided search strategy is unguided
pnml2lts-sym: Attractor strategy is default
pnml2lts-sym: opening model.pnml
pnml2lts-sym: Edge label is id
Warning: program compiled against libxml 210 using older 209
pnml2lts-sym: Petri net has 144 places, 166 transitions and 1748 arcs
pnml2lts-sym: Petri net Petri analyzed
pnml2lts-sym: There are no safe places
pnml2lts-sym: Loading Petri net took 0.010 real 0.000 user 0.000 sys
pnml2lts-sym: Initializing regrouping layer
pnml2lts-sym: Regroup specification: bs,w2W,ru,hf
pnml2lts-sym: Regroup Boost's Sloan
pnml2lts-sym: Regroup over-approximate must-write to may-write
pnml2lts-sym: Regroup Row sUbsume
pnml2lts-sym: Reqroup Horizontal Flip
pnml2lts-sym: Regrouping: 166->83 groups
pnml2lts-sym: Regrouping took 0.050 real 0.050 user 0.000 sys
pnml2lts-sym: state vector length is 144; there are 83 groups
pnml2lts-sym: Creating a multi-core ListDD domain.
pnml2lts-sym: Sylvan allocates 15.000 GB virtual memory for nodes table and operation cache.
pnml2lts-sym: Initial nodes table and operation cache requires 60.00 MB.
pnml2lts-sym: Using GBgetTransitionsShortR2W as next-state function
pnml2lts-sym: got initial state
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: Exploration took 23740 group checks and 0 next state calls
pnml2lts-sym: reachability took 1.020 real 4.040 user 0.040 sys
pnml2lts-sym: counting visited states...
pnml2lts-sym: counting took 0.000 real 0.010 user 0.000 sys
pnml2lts-sym: state space has 1097 states, 47793 nodes
pnml2lts-sym: Formula /tmp/468/ctl_13_ holds for the initial state
pnml2lts-sym: Formula /tmp/468/ctl_0_ holds for the initial state
pnml2lts-sym: Formula /tmp/468/ctl_12_ holds for the initial state
pnml2lts-sym: Formula /tmp/468/ctl_11_ holds for the initial state
pnml2lts-sym: Formula /tmp/468/ctl_3_ holds for the initial state
pnml2lts-sym: Formula /tmp/468/ctl_2_ does not hold for the initial state
pnml2lts-sym: Formula /tmp/468/ctl_10_ holds for the initial state
pnml2lts-sym: Formula /tmp/468/ctl_5_ holds for the initial state
pnml2lts-sym: Formula /tmp/468/ctl_4_ does not hold for the initial state
pnml2lts-sym: Formula /tmp/468/ctl_1_ holds for the initial state
pnml2lts-sym: Formula /tmp/468/ctl_7_ does not hold for the initial state
pnml2lts-sym: Formula /tmp/468/ctl_9_ holds for the initial state
pnml2lts-sym: Formula /tmp/468/ctl_6_ does not hold for the initial state
pnml2lts-sym: Formula /tmp/468/ctl_8_ does not hold for the initial state
pnml2lts-sym: group_next: 3662 nodes total
pnml2lts-sym: group_explored: 2487 nodes, 74855 short vectors total
pnml2lts-sym: max token count: 1

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="RwMutex-PT-r0010w0100"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="ltsminxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool ltsminxred"
echo " Input is RwMutex-PT-r0010w0100, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r361-smll-167891810900130"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/RwMutex-PT-r0010w0100.tgz
mv RwMutex-PT-r0010w0100 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;