About the Execution of LoLa+red for SharedMemory-COL-000200
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 16175.048 | 3600000.00 | 3758733.00 | 36099.30 | FFFFF?FFTF???F?? | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2023-input.r359-smll-167891809200588.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is SharedMemory-COL-000200, examination is LTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r359-smll-167891809200588
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 472K
-rw-r--r-- 1 mcc users 7.6K Feb 26 21:14 CTLCardinality.txt
-rw-r--r-- 1 mcc users 77K Feb 26 21:14 CTLCardinality.xml
-rw-r--r-- 1 mcc users 7.5K Feb 26 07:05 CTLFireability.txt
-rw-r--r-- 1 mcc users 61K Feb 26 07:05 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:41 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.5K Jan 29 11:41 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.5K Feb 25 16:53 LTLCardinality.txt
-rw-r--r-- 1 mcc users 22K Feb 25 16:53 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.7K Feb 25 16:53 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K Feb 25 16:53 LTLFireability.xml
-rw-r--r-- 1 mcc users 12K Feb 27 17:36 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 108K Feb 27 17:36 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 9.9K Feb 27 12:29 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 70K Feb 27 12:29 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.8K Feb 25 16:53 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.8K Feb 25 16:53 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 Mar 5 18:23 equiv_pt
-rw-r--r-- 1 mcc users 7 Mar 5 18:23 instance
-rw-r--r-- 1 mcc users 5 Mar 5 18:23 iscolored
-rw-r--r-- 1 mcc users 20K Mar 5 18:23 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME SharedMemory-COL-000200-LTLFireability-00
FORMULA_NAME SharedMemory-COL-000200-LTLFireability-01
FORMULA_NAME SharedMemory-COL-000200-LTLFireability-02
FORMULA_NAME SharedMemory-COL-000200-LTLFireability-03
FORMULA_NAME SharedMemory-COL-000200-LTLFireability-04
FORMULA_NAME SharedMemory-COL-000200-LTLFireability-05
FORMULA_NAME SharedMemory-COL-000200-LTLFireability-06
FORMULA_NAME SharedMemory-COL-000200-LTLFireability-07
FORMULA_NAME SharedMemory-COL-000200-LTLFireability-08
FORMULA_NAME SharedMemory-COL-000200-LTLFireability-09
FORMULA_NAME SharedMemory-COL-000200-LTLFireability-10
FORMULA_NAME SharedMemory-COL-000200-LTLFireability-11
FORMULA_NAME SharedMemory-COL-000200-LTLFireability-12
FORMULA_NAME SharedMemory-COL-000200-LTLFireability-13
FORMULA_NAME SharedMemory-COL-000200-LTLFireability-14
FORMULA_NAME SharedMemory-COL-000200-LTLFireability-15
=== Now, execution of the tool begins
BK_START 1679179722260
bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=LTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=SharedMemory-COL-000200
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-18 22:48:45] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, LTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-18 22:48:45] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-18 22:48:45] [INFO ] Detected file is not PT type :http://www.pnml.org/version-2009/grammar/symmetricnet
log4j:WARN No appenders could be found for logger (org.apache.axiom.locator.DefaultOMMetaFactoryLocator).
log4j:WARN Please initialize the log4j system properly.
log4j:WARN See http://logging.apache.org/log4j/1.2/faq.html#noconfig for more info.
[2023-03-18 22:48:46] [WARNING] Using fallBack plugin, rng conformance not checked
[2023-03-18 22:48:46] [INFO ] Load time of PNML (colored model parsed with PNMLFW) : 847 ms
[2023-03-18 22:48:46] [INFO ] Imported 6 HL places and 5 HL transitions for a total of 40801 PT places and 120400.0 transition bindings in 41 ms.
Parsed 16 properties from file /home/mcc/execution/LTLFireability.xml in 19 ms.
Working with output stream class java.io.PrintStream
[2023-03-18 22:48:46] [INFO ] Built PT skeleton of HLPN with 6 places and 5 transitions 16 arcs in 11 ms.
[2023-03-18 22:48:46] [INFO ] Skeletonized 13 HLPN properties in 4 ms. Removed 3 properties that had guard overlaps.
Computed a total of 0 stabilizing places and 0 stable transitions
Remains 3 properties that can be checked using skeleton over-approximation.
FORMULA SharedMemory-COL-000200-LTLFireability-08 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
Computed a total of 0 stabilizing places and 0 stable transitions
Finished random walk after 3 steps, including 0 resets, run visited all 2 properties in 10 ms. (steps per millisecond=0 )
[2023-03-18 22:48:46] [INFO ] Flatten gal took : 28 ms
[2023-03-18 22:48:46] [INFO ] Flatten gal took : 3 ms
Domain [P(200), P(200)] of place Ext_Mem_Acc breaks symmetries in sort P
[2023-03-18 22:48:47] [INFO ] Unfolded HLPN to a Petri net with 40801 places and 80400 transitions 320800 arcs in 708 ms.
[2023-03-18 22:48:47] [INFO ] Unfolded 15 HLPN properties in 52 ms.
Initial state reduction rules removed 1 formulas.
Deduced a syphon composed of 200 places in 73 ms
Reduce places removed 200 places and 200 transitions.
FORMULA SharedMemory-COL-000200-LTLFireability-13 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
Support contains 40601 out of 40601 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 40601/40601 places, 80200/80200 transitions.
Applied a total of 0 rules in 252 ms. Remains 40601 /40601 variables (removed 0) and now considering 80200/80200 (removed 0) transitions.
// Phase 1: matrix 80200 rows 40601 cols
[2023-03-18 23:01:09] [INFO ] Computed 401 place invariants in 49946 ms
[2023-03-18 23:01:15] [INFO ] Implicit Places using invariants in 55981 ms returned []
Implicit Place search using SMT only with invariants took 56028 ms to find 0 implicit places.
[2023-03-18 23:01:16] [INFO ] Invariant cache hit.
[2023-03-18 23:01:20] [INFO ] Dead Transitions using invariants and state equation in 4893 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 61188 ms. Remains : 40601/40601 places, 80200/80200 transitions.
Support contains 40601 out of 40601 places after structural reductions.
[2023-03-18 23:01:29] [INFO ] Flatten gal took : 4335 ms
[2023-03-18 23:01:45] [INFO ] Flatten gal took : 4262 ms
[2023-03-18 23:02:05] [INFO ] Input system was already deterministic with 80200 transitions.
Interrupted random walk after 924 steps, including 0 resets, run timeout after 30273 ms. (steps per millisecond=0 ) properties seen 13
Interrupted Best-First random walk after 3981 steps, including 1 resets, run timeout after 5246 ms. (steps per millisecond=0 ) properties seen 0
Running SMT prover for 1 properties.
[2023-03-18 23:02:48] [INFO ] Invariant cache hit.
[2023-03-18 23:03:06] [INFO ] [Real]Absence check using 401 positive place invariants in 5054 ms returned sat
[2023-03-18 23:03:12] [INFO ] After 23456ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:1
[2023-03-18 23:03:30] [INFO ] [Nat]Absence check using 401 positive place invariants in 4787 ms returned sat
java.lang.RuntimeException: SMT solver raised an error when submitting script. Raised (error "Error writing to Z3 solver: java.io.IOException: Stream closed...
at fr.lip6.move.gal.structural.smt.SMTUtils.execAndCheckResult(SMTUtils.java:251)
at fr.lip6.move.gal.structural.smt.DeadlockTester.verifyPossible(DeadlockTester.java:629)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMTIncremental(DeadlockTester.java:350)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMT(DeadlockTester.java:223)
at fr.lip6.move.gal.application.solver.ReachabilitySolver.applyReductions(ReachabilitySolver.java:95)
at fr.lip6.move.gal.application.solver.logic.AtomicReducerSR.checkAtomicPropositionsLogic(AtomicReducerSR.java:105)
at fr.lip6.move.gal.application.solver.logic.AtomicReducerSR.strongReductions(AtomicReducerSR.java:44)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.preSolveForLogic(LTLPropertySolver.java:176)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.runStructuralLTLCheck(LTLPropertySolver.java:71)
at fr.lip6.move.gal.application.Application.startNoEx(Application.java:762)
at fr.lip6.move.gal.application.Application.start(Application.java:178)
at fr.lip6.move.gal.itscl.application.Application.start(Application.java:45)
at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:203)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:136)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:402)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:255)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:77)
at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
at java.base/java.lang.reflect.Method.invoke(Method.java:568)
at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:659)
at org.eclipse.equinox.launcher.Main.basicRun(Main.java:596)
at org.eclipse.equinox.launcher.Main.run(Main.java:1467)
at org.eclipse.equinox.launcher.Main.main(Main.java:1440)
[2023-03-18 23:03:37] [WARNING] SMT solver failed with error :SMT solver raised an error when submitting script.... while checking expressions.
[2023-03-18 23:03:37] [INFO ] After 25036ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :0 real:1
Parikh walk visited 0 properties in 1 ms.
Support contains 40000 out of 40601 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 40601/40601 places, 80200/80200 transitions.
Applied a total of 0 rules in 2197 ms. Remains 40601 /40601 variables (removed 0) and now considering 80200/80200 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 2203 ms. Remains : 40601/40601 places, 80200/80200 transitions.
Interrupted random walk after 830 steps, including 0 resets, run timeout after 30199 ms. (steps per millisecond=0 ) properties seen 0
Interrupted Best-First random walk after 3783 steps, including 1 resets, run timeout after 5048 ms. (steps per millisecond=0 ) properties seen 0
Interrupted probabilistic random walk after 98270 steps, run timeout after 105015 ms. (steps per millisecond=0 ) properties seen :{}
Probabilistic random walk after 98270 steps, saw 97896 distinct states, run finished after 105017 ms. (steps per millisecond=0 ) properties seen :0
Running SMT prover for 1 properties.
[2023-03-18 23:06:00] [INFO ] Invariant cache hit.
[2023-03-18 23:06:18] [INFO ] [Real]Absence check using 401 positive place invariants in 5355 ms returned sat
[2023-03-18 23:06:24] [INFO ] After 24449ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:1
[2023-03-18 23:06:42] [INFO ] [Nat]Absence check using 401 positive place invariants in 5268 ms returned sat
java.lang.RuntimeException: SMT solver raised an error when submitting script. Raised (error "Error writing to Z3 solver: java.io.IOException: Stream closed...
at fr.lip6.move.gal.structural.smt.SMTUtils.execAndCheckResult(SMTUtils.java:251)
at fr.lip6.move.gal.structural.smt.DeadlockTester.verifyPossible(DeadlockTester.java:629)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMTIncremental(DeadlockTester.java:350)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMT(DeadlockTester.java:223)
at fr.lip6.move.gal.application.solver.ReachabilitySolver.applyReductions(ReachabilitySolver.java:95)
at fr.lip6.move.gal.application.solver.logic.AtomicReducerSR.checkAtomicPropositionsLogic(AtomicReducerSR.java:105)
at fr.lip6.move.gal.application.solver.logic.AtomicReducerSR.strongReductions(AtomicReducerSR.java:44)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.preSolveForLogic(LTLPropertySolver.java:176)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.runStructuralLTLCheck(LTLPropertySolver.java:71)
at fr.lip6.move.gal.application.Application.startNoEx(Application.java:762)
at fr.lip6.move.gal.application.Application.start(Application.java:178)
at fr.lip6.move.gal.itscl.application.Application.start(Application.java:45)
at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:203)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:136)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:402)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:255)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:77)
at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
at java.base/java.lang.reflect.Method.invoke(Method.java:568)
at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:659)
at org.eclipse.equinox.launcher.Main.basicRun(Main.java:596)
at org.eclipse.equinox.launcher.Main.run(Main.java:1467)
at org.eclipse.equinox.launcher.Main.main(Main.java:1440)
[2023-03-18 23:06:49] [WARNING] SMT solver failed with error :SMT solver raised an error when submitting script.... while checking expressions.
[2023-03-18 23:06:49] [INFO ] After 25215ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :0 real:1
Parikh walk visited 0 properties in 0 ms.
Support contains 40000 out of 40601 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 40601/40601 places, 80200/80200 transitions.
Applied a total of 0 rules in 1566 ms. Remains 40601 /40601 variables (removed 0) and now considering 80200/80200 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 1566 ms. Remains : 40601/40601 places, 80200/80200 transitions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 40601/40601 places, 80200/80200 transitions.
Applied a total of 0 rules in 1391 ms. Remains 40601 /40601 variables (removed 0) and now considering 80200/80200 (removed 0) transitions.
[2023-03-18 23:06:52] [INFO ] Invariant cache hit.
[2023-03-18 23:06:57] [INFO ] Implicit Places using invariants in 5117 ms returned []
Implicit Place search using SMT only with invariants took 5120 ms to find 0 implicit places.
[2023-03-18 23:06:57] [INFO ] Invariant cache hit.
[2023-03-18 23:07:03] [INFO ] Dead Transitions using invariants and state equation in 5284 ms found 0 transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 11811 ms. Remains : 40601/40601 places, 80200/80200 transitions.
Computed a total of 0 stabilizing places and 0 stable transitions
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(X(G(p0)))'
Support contains 401 out of 40601 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 40601/40601 places, 80200/80200 transitions.
Applied a total of 0 rules in 208 ms. Remains 40601 /40601 variables (removed 0) and now considering 80200/80200 (removed 0) transitions.
[2023-03-18 23:07:08] [INFO ] Invariant cache hit.
[2023-03-18 23:07:13] [INFO ] Implicit Places using invariants in 5153 ms returned []
Implicit Place search using SMT only with invariants took 5155 ms to find 0 implicit places.
[2023-03-18 23:07:13] [INFO ] Invariant cache hit.
[2023-03-18 23:07:18] [INFO ] Dead Transitions using invariants and state equation in 5190 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 10570 ms. Remains : 40601/40601 places, 80200/80200 transitions.
Stuttering acceptance computed with spot in 262 ms :[true, (NOT p0), (NOT p0)]
Running random walk in product with property : SharedMemory-COL-000200-LTLFireability-00 automaton TGBA Formula[mat=[[{ cond=true, acceptance={0} source=0 dest: 0}], [{ cond=true, acceptance={} source=1 dest: 2}], [{ cond=(NOT p0), acceptance={} source=2 dest: 0}, { cond=p0, acceptance={} source=2 dest: 2}]], initial=1, aps=[p0:(AND (OR (LT s392 1) (LT s414 1) (LT s40600 1)) (OR (LT s249 1) (LT s420 1) (LT s40600 1)) (OR (LT s297 1) (LT s538 1) (LT s40600 1)) (OR (LT s325 1) (...], nbAcceptance=1, properties=[trans-labels, explicit-labels, trans-acc, complete, deterministic, no-univ-branch, unambiguous, semi-deterministic, stutter-sensitive, terminal, very-weak, weak, inherently-weak], stateDesc=[null, null, null][false, false, false]]
Entered a terminal (fully accepting) state of product in 1 steps with 0 reset in 24 ms.
FORMULA SharedMemory-COL-000200-LTLFireability-00 FALSE TECHNIQUES STUTTER_TEST
Treatment of property SharedMemory-COL-000200-LTLFireability-00 finished in 11729 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(X(F((G(p0)||(G(F(p2))&&p1)))))'
Support contains 601 out of 40601 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 40601/40601 places, 80200/80200 transitions.
Applied a total of 0 rules in 213 ms. Remains 40601 /40601 variables (removed 0) and now considering 80200/80200 (removed 0) transitions.
[2023-03-18 23:07:20] [INFO ] Invariant cache hit.
[2023-03-18 23:07:25] [INFO ] Implicit Places using invariants in 5525 ms returned []
Implicit Place search using SMT only with invariants took 5527 ms to find 0 implicit places.
[2023-03-18 23:07:25] [INFO ] Invariant cache hit.
[2023-03-18 23:07:30] [INFO ] Dead Transitions using invariants and state equation in 4791 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 10535 ms. Remains : 40601/40601 places, 80200/80200 transitions.
Stuttering acceptance computed with spot in 311 ms :[(OR (AND (NOT p0) (NOT p2)) (AND (NOT p0) (NOT p1))), (AND (NOT p0) (NOT p2)), (AND (NOT p0) (NOT p2)), (AND (NOT p0) (NOT p1)), (OR (AND (NOT p0) (NOT p2)) (AND (NOT p0) (NOT p1)))]
Running random walk in product with property : SharedMemory-COL-000200-LTLFireability-01 automaton TGBA Formula[mat=[[{ cond=(AND (NOT p0) (NOT p2)), acceptance={} source=0 dest: 1}, { cond=true, acceptance={} source=0 dest: 2}, { cond=(NOT p1), acceptance={} source=0 dest: 3}], [{ cond=(AND p0 (NOT p2)), acceptance={} source=1 dest: 1}, { cond=(AND (NOT p0) (NOT p2)), acceptance={0} source=1 dest: 1}], [{ cond=(AND (NOT p0) (NOT p2)), acceptance={} source=2 dest: 1}, { cond=true, acceptance={} source=2 dest: 2}], [{ cond=(AND p0 (NOT p1)), acceptance={} source=3 dest: 3}, { cond=(AND (NOT p0) (NOT p1)), acceptance={0} source=3 dest: 3}], [{ cond=true, acceptance={} source=4 dest: 0}]], initial=4, aps=[p0:(AND (LT s651 1) (LT s716 1) (LT s781 1) (LT s643 1) (LT s708 1) (LT s773 1) (LT s667 1) (LT s797 1) (LT s602 1) (LT s732 1) (LT s659 1) (LT s789 1) (L...], nbAcceptance=1, properties=[trans-labels, explicit-labels, trans-acc, no-univ-branch, stutter-sensitive], stateDesc=[null, null, null, null, null][false, false, false, false, false]]
Product exploration timeout after 1290 steps with 1 reset in 10088 ms.
Stack based approach found an accepted trace after 432 steps with 0 reset with depth 433 and stack size 433 in 1116 ms.
FORMULA SharedMemory-COL-000200-LTLFireability-01 FALSE TECHNIQUES STACK_TEST
Treatment of property SharedMemory-COL-000200-LTLFireability-01 finished in 22696 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(F(G(p0)))'
Support contains 39800 out of 40601 places. Attempting structural reductions.
Starting structural reductions in SI_LTL mode, iteration 0 : 40601/40601 places, 80200/80200 transitions.
Applied a total of 0 rules in 1641 ms. Remains 40601 /40601 variables (removed 0) and now considering 80200/80200 (removed 0) transitions.
[2023-03-18 23:07:43] [INFO ] Invariant cache hit.
[2023-03-18 23:07:48] [INFO ] Implicit Places using invariants in 4834 ms returned []
Implicit Place search using SMT only with invariants took 4835 ms to find 0 implicit places.
[2023-03-18 23:07:48] [INFO ] Invariant cache hit.
[2023-03-18 23:07:53] [INFO ] Dead Transitions using invariants and state equation in 4950 ms found 0 transitions.
Finished structural reductions in SI_LTL mode , in 1 iterations and 11430 ms. Remains : 40601/40601 places, 80200/80200 transitions.
Stuttering acceptance computed with spot in 35 ms :[(NOT p0)]
Running random walk in product with property : SharedMemory-COL-000200-LTLFireability-02 automaton TGBA Formula[mat=[[{ cond=p0, acceptance={} source=0 dest: 0}, { cond=(NOT p0), acceptance={0} source=0 dest: 0}]], initial=0, aps=[p0:(AND (LT s40007 1) (LT s19650 1) (LT s15511 1) (LT s3432 1) (LT s7572 1) (LT s11372 1) (LT s7232 1) (LT s3093 1) (LT s19311 1) (LT s19990 1) (LT s24129...], nbAcceptance=1, properties=[trans-labels, explicit-labels, trans-acc, complete, deterministic, no-univ-branch, unambiguous, semi-deterministic, stutter-invariant], stateDesc=[null][true]]
Product exploration timeout after 650 steps with 0 reset in 10836 ms.
Stack based approach found an accepted trace after 90 steps with 0 reset with depth 91 and stack size 91 in 189 ms.
FORMULA SharedMemory-COL-000200-LTLFireability-02 FALSE TECHNIQUES STACK_TEST
Treatment of property SharedMemory-COL-000200-LTLFireability-02 finished in 22726 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(X(((G(F(!p0)) U (p1 U !p2)) U X(G(!p2)))))'
Support contains 40400 out of 40601 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 40601/40601 places, 80200/80200 transitions.
Applied a total of 0 rules in 253 ms. Remains 40601 /40601 variables (removed 0) and now considering 80200/80200 (removed 0) transitions.
[2023-03-18 23:08:05] [INFO ] Invariant cache hit.
[2023-03-18 23:08:10] [INFO ] Implicit Places using invariants in 4825 ms returned []
Implicit Place search using SMT only with invariants took 4828 ms to find 0 implicit places.
[2023-03-18 23:08:10] [INFO ] Invariant cache hit.
[2023-03-18 23:08:15] [INFO ] Dead Transitions using invariants and state equation in 4978 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 10062 ms. Remains : 40601/40601 places, 80200/80200 transitions.
Stuttering acceptance computed with spot in 240 ms :[p2, p2, (AND p2 p0), (AND p2 (NOT p1) p0), p0, p0]
Running random walk in product with property : SharedMemory-COL-000200-LTLFireability-03 automaton TGBA Formula[mat=[[{ cond=true, acceptance={} source=0 dest: 1}], [{ cond=(NOT p2), acceptance={} source=1 dest: 1}, { cond=p2, acceptance={0} source=1 dest: 1}, { cond=(AND p2 (NOT p1)), acceptance={} source=1 dest: 2}, { cond=(AND p2 p1), acceptance={} source=1 dest: 3}], [{ cond=(NOT p2), acceptance={} source=2 dest: 2}, { cond=(AND p2 p0), acceptance={} source=2 dest: 4}, { cond=p2, acceptance={} source=2 dest: 5}], [{ cond=(AND p2 (NOT p1) p0), acceptance={} source=3 dest: 4}, { cond=(AND p2 (NOT p1)), acceptance={} source=3 dest: 5}], [{ cond=p0, acceptance={0} source=4 dest: 4}], [{ cond=p0, acceptance={} source=5 dest: 4}, { cond=true, acceptance={} source=5 dest: 5}]], initial=0, aps=[p2:(AND (LT s651 1) (LT s716 1) (LT s781 1) (LT s643 1) (LT s708 1) (LT s773 1) (LT s667 1) (LT s797 1) (LT s602 1) (LT s732 1) (LT s659 1) (LT s789 1) (L...], nbAcceptance=1, properties=[trans-labels, explicit-labels, trans-acc, no-univ-branch, stutter-sensitive], stateDesc=[null, null, null, null, null, null][false, false, false, false, false, false]]
Product exploration timeout after 1840 steps with 2 reset in 10219 ms.
Stack based approach found an accepted trace after 1252 steps with 1 reset with depth 577 and stack size 572 in 8602 ms.
FORMULA SharedMemory-COL-000200-LTLFireability-03 FALSE TECHNIQUES STACK_TEST
Treatment of property SharedMemory-COL-000200-LTLFireability-03 finished in 29493 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(X(X(F((G(p0)&&(p1 U (p2||G(p1))))))))'
Support contains 40400 out of 40601 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 40601/40601 places, 80200/80200 transitions.
Applied a total of 0 rules in 300 ms. Remains 40601 /40601 variables (removed 0) and now considering 80200/80200 (removed 0) transitions.
[2023-03-18 23:08:34] [INFO ] Invariant cache hit.
[2023-03-18 23:08:40] [INFO ] Implicit Places using invariants in 5224 ms returned []
Implicit Place search using SMT only with invariants took 5225 ms to find 0 implicit places.
[2023-03-18 23:08:40] [INFO ] Invariant cache hit.
[2023-03-18 23:08:45] [INFO ] Dead Transitions using invariants and state equation in 5309 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 10840 ms. Remains : 40601/40601 places, 80200/80200 transitions.
Stuttering acceptance computed with spot in 301 ms :[(OR (NOT p0) (AND (NOT p1) (NOT p2))), (OR (NOT p0) (AND (NOT p1) (NOT p2))), (OR (NOT p0) (AND (NOT p1) (NOT p2))), (NOT p0), (AND (NOT p1) (NOT p2))]
Running random walk in product with property : SharedMemory-COL-000200-LTLFireability-04 automaton TGBA Formula[mat=[[{ cond=true, acceptance={} source=0 dest: 1}], [{ cond=true, acceptance={} source=1 dest: 2}], [{ cond=(OR (NOT p0) (AND (NOT p2) (NOT p1))), acceptance={0, 1} source=2 dest: 2}, { cond=(OR (AND p0 p2) (AND p0 p1)), acceptance={1} source=2 dest: 3}, { cond=(AND p0 (NOT p2) p1), acceptance={0} source=2 dest: 4}], [{ cond=(NOT p0), acceptance={0, 1} source=3 dest: 2}, { cond=p0, acceptance={1} source=3 dest: 3}], [{ cond=(AND (NOT p2) (NOT p1)), acceptance={0, 1} source=4 dest: 2}, { cond=(AND (NOT p2) p1), acceptance={0} source=4 dest: 4}]], initial=0, aps=[p0:(AND (LT s40007 1) (LT s19650 1) (LT s15511 1) (LT s3432 1) (LT s7572 1) (LT s11372 1) (LT s7232 1) (LT s3093 1) (LT s19311 1) (LT s19990 1) (LT s24129...], nbAcceptance=2, properties=[trans-labels, explicit-labels, trans-acc, no-univ-branch, stutter-sensitive], stateDesc=[null, null, null, null, null][false, false, false, false, false]]
Product exploration timeout after 630 steps with 0 reset in 10228 ms.
Stack based approach found an accepted trace after 571 steps with 0 reset with depth 572 and stack size 572 in 3165 ms.
FORMULA SharedMemory-COL-000200-LTLFireability-04 FALSE TECHNIQUES STACK_TEST
Treatment of property SharedMemory-COL-000200-LTLFireability-04 finished in 24900 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(X((F(p0)||(!p1 U (X(G(!p1))||p2)))))'
Support contains 600 out of 40601 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 40601/40601 places, 80200/80200 transitions.
Applied a total of 0 rules in 357 ms. Remains 40601 /40601 variables (removed 0) and now considering 80200/80200 (removed 0) transitions.
[2023-03-18 23:08:59] [INFO ] Invariant cache hit.
[2023-03-18 23:09:04] [INFO ] Implicit Places using invariants in 5192 ms returned []
Implicit Place search using SMT only with invariants took 5193 ms to find 0 implicit places.
[2023-03-18 23:09:04] [INFO ] Invariant cache hit.
[2023-03-18 23:09:09] [INFO ] Dead Transitions using invariants and state equation in 5147 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 10706 ms. Remains : 40601/40601 places, 80200/80200 transitions.
Stuttering acceptance computed with spot in 148 ms :[(NOT p0), (AND (NOT p0) p1 (NOT p2)), (AND (NOT p0) p1), (AND (NOT p0) p1 (NOT p2))]
Running random walk in product with property : SharedMemory-COL-000200-LTLFireability-05 automaton TGBA Formula[mat=[[{ cond=(NOT p0), acceptance={0} source=0 dest: 0}], [{ cond=true, acceptance={} source=1 dest: 3}], [{ cond=(AND (NOT p0) p1), acceptance={} source=2 dest: 0}, { cond=(AND (NOT p0) (NOT p1)), acceptance={} source=2 dest: 2}], [{ cond=(AND (NOT p0) (NOT p2) p1), acceptance={} source=3 dest: 2}, { cond=(AND (NOT p0) (NOT p2) (NOT p1)), acceptance={} source=3 dest: 3}]], initial=1, aps=[p0:(OR (AND (GEQ s46 1) (GEQ s446 1)) (AND (GEQ s169 1) (GEQ s569 1)) (AND (GEQ s16 1) (GEQ s416 1)) (AND (GEQ s199 1) (GEQ s599 1)) (AND (GEQ s26 1) (GEQ...], nbAcceptance=1, properties=[trans-labels, explicit-labels, trans-acc, deterministic, no-univ-branch, unambiguous, semi-deterministic, stutter-sensitive, very-weak, weak, inherently-weak], stateDesc=[null, null, null, null][false, false, false, false]]
Product exploration timeout after 28480 steps with 8617 reset in 10003 ms.
Product exploration timeout after 27610 steps with 8458 reset in 10004 ms.
Computed a total of 0 stabilizing places and 0 stable transitions
Computed a total of 0 stabilizing places and 0 stable transitions
Knowledge obtained : [(AND (NOT p0) (NOT p1) (NOT p2)), (X (NOT (AND (NOT p0) (NOT p2) p1))), (X (X (NOT (AND (NOT p0) p1)))), (X (X (NOT (AND (NOT p0) (NOT p2) p1))))]
False Knowledge obtained : [(X (AND (NOT p0) (NOT p2) (NOT p1))), (X (NOT (AND (NOT p0) (NOT p2) (NOT p1)))), (X (X (AND (NOT p0) (NOT p1)))), (X (X (NOT (AND (NOT p0) (NOT p1))))), (X (X (AND (NOT p0) (NOT p2) (NOT p1)))), (X (X (NOT (AND (NOT p0) (NOT p2) (NOT p1)))))]
Knowledge based reduction with 4 factoid took 297 ms. Reduced automaton from 4 states, 6 edges and 3 AP (stutter sensitive) to 4 states, 6 edges and 3 AP (stutter sensitive).
Stuttering acceptance computed with spot in 202 ms :[(NOT p0), (AND (NOT p0) p1 (NOT p2)), (AND (NOT p0) p1), (AND (NOT p0) p1 (NOT p2))]
Finished random walk after 592 steps, including 0 resets, run visited all 5 properties in 6315 ms. (steps per millisecond=0 )
Knowledge obtained : [(AND (NOT p0) (NOT p1) (NOT p2)), (X (NOT (AND (NOT p0) (NOT p2) p1))), (X (X (NOT (AND (NOT p0) p1)))), (X (X (NOT (AND (NOT p0) (NOT p2) p1))))]
False Knowledge obtained : [(X (AND (NOT p0) (NOT p2) (NOT p1))), (X (NOT (AND (NOT p0) (NOT p2) (NOT p1)))), (X (X (AND (NOT p0) (NOT p1)))), (X (X (NOT (AND (NOT p0) (NOT p1))))), (X (X (AND (NOT p0) (NOT p2) (NOT p1)))), (X (X (NOT (AND (NOT p0) (NOT p2) (NOT p1))))), (F (NOT (AND (NOT p0) (NOT p1) (NOT p2)))), (F (AND (NOT p0) p1 (NOT p2))), (F p0), (F (NOT (AND (NOT p0) (NOT p1)))), (F (AND (NOT p0) p1))]
Knowledge based reduction with 4 factoid took 473 ms. Reduced automaton from 4 states, 6 edges and 3 AP (stutter sensitive) to 4 states, 6 edges and 3 AP (stutter sensitive).
Stuttering acceptance computed with spot in 211 ms :[(NOT p0), (AND (NOT p0) p1 (NOT p2)), (AND (NOT p0) p1), (AND (NOT p0) p1 (NOT p2))]
Stuttering acceptance computed with spot in 207 ms :[(NOT p0), (AND (NOT p0) p1 (NOT p2)), (AND (NOT p0) p1), (AND (NOT p0) p1 (NOT p2))]
Support contains 600 out of 40601 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 40601/40601 places, 80200/80200 transitions.
Applied a total of 0 rules in 390 ms. Remains 40601 /40601 variables (removed 0) and now considering 80200/80200 (removed 0) transitions.
[2023-03-18 23:09:45] [INFO ] Invariant cache hit.
[2023-03-18 23:09:50] [INFO ] Implicit Places using invariants in 5201 ms returned []
Implicit Place search using SMT only with invariants took 5203 ms to find 0 implicit places.
[2023-03-18 23:09:50] [INFO ] Invariant cache hit.
[2023-03-18 23:09:55] [INFO ] Dead Transitions using invariants and state equation in 5053 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 10653 ms. Remains : 40601/40601 places, 80200/80200 transitions.
Computed a total of 0 stabilizing places and 0 stable transitions
Computed a total of 0 stabilizing places and 0 stable transitions
Knowledge obtained : [(AND (NOT p0) (NOT p1) (NOT p2)), (X (NOT (AND (NOT p0) p1 (NOT p2)))), (X (X (NOT (AND (NOT p0) p1)))), (X (X (NOT (AND (NOT p0) p1 (NOT p2)))))]
False Knowledge obtained : [(X (AND (NOT p0) (NOT p1) (NOT p2))), (X (NOT (AND (NOT p0) (NOT p1) (NOT p2)))), (X (X (AND (NOT p0) (NOT p1)))), (X (X (NOT (AND (NOT p0) (NOT p1))))), (X (X (AND (NOT p0) (NOT p1) (NOT p2)))), (X (X (NOT (AND (NOT p0) (NOT p1) (NOT p2)))))]
Knowledge based reduction with 4 factoid took 281 ms. Reduced automaton from 4 states, 6 edges and 3 AP (stutter sensitive) to 4 states, 6 edges and 3 AP (stutter sensitive).
Stuttering acceptance computed with spot in 161 ms :[(NOT p0), (AND (NOT p0) p1 (NOT p2)), (AND (NOT p0) p1), (AND (NOT p0) p1 (NOT p2))]
Finished random walk after 744 steps, including 0 resets, run visited all 5 properties in 7827 ms. (steps per millisecond=0 )
Knowledge obtained : [(AND (NOT p0) (NOT p1) (NOT p2)), (X (NOT (AND (NOT p0) p1 (NOT p2)))), (X (X (NOT (AND (NOT p0) p1)))), (X (X (NOT (AND (NOT p0) p1 (NOT p2)))))]
False Knowledge obtained : [(X (AND (NOT p0) (NOT p1) (NOT p2))), (X (NOT (AND (NOT p0) (NOT p1) (NOT p2)))), (X (X (AND (NOT p0) (NOT p1)))), (X (X (NOT (AND (NOT p0) (NOT p1))))), (X (X (AND (NOT p0) (NOT p1) (NOT p2)))), (X (X (NOT (AND (NOT p0) (NOT p1) (NOT p2))))), (F (NOT (AND (NOT p0) (NOT p1) (NOT p2)))), (F (AND (NOT p0) p1 (NOT p2))), (F p0), (F (NOT (AND (NOT p0) (NOT p1)))), (F (AND (NOT p0) p1))]
Knowledge based reduction with 4 factoid took 460 ms. Reduced automaton from 4 states, 6 edges and 3 AP (stutter sensitive) to 4 states, 6 edges and 3 AP (stutter sensitive).
Stuttering acceptance computed with spot in 218 ms :[(NOT p0), (AND (NOT p0) p1 (NOT p2)), (AND (NOT p0) p1), (AND (NOT p0) p1 (NOT p2))]
Stuttering acceptance computed with spot in 208 ms :[(NOT p0), (AND (NOT p0) p1 (NOT p2)), (AND (NOT p0) p1), (AND (NOT p0) p1 (NOT p2))]
Stuttering acceptance computed with spot in 206 ms :[(NOT p0), (AND (NOT p0) p1 (NOT p2)), (AND (NOT p0) p1), (AND (NOT p0) p1 (NOT p2))]
Product exploration timeout after 28900 steps with 8769 reset in 10003 ms.
Product exploration timeout after 29500 steps with 9017 reset in 10001 ms.
Applying partial POR strategy [true, false, true, false]
Stuttering acceptance computed with spot in 210 ms :[(NOT p0), (AND (NOT p0) p1 (NOT p2)), (AND (NOT p0) p1), (AND (NOT p0) p1 (NOT p2))]
Support contains 600 out of 40601 places. Attempting structural reductions.
Starting structural reductions in SI_LTL mode, iteration 0 : 40601/40601 places, 80200/80200 transitions.
Applied a total of 0 rules in 2021 ms. Remains 40601 /40601 variables (removed 0) and now considering 80200/80200 (removed 0) transitions.
[2023-03-18 23:10:33] [INFO ] Invariant cache hit.
[2023-03-18 23:10:38] [INFO ] Dead Transitions using invariants and state equation in 5105 ms found 0 transitions.
Finished structural reductions in SI_LTL mode , in 1 iterations and 7132 ms. Remains : 40601/40601 places, 80200/80200 transitions.
Support contains 600 out of 40601 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 40601/40601 places, 80200/80200 transitions.
Applied a total of 0 rules in 256 ms. Remains 40601 /40601 variables (removed 0) and now considering 80200/80200 (removed 0) transitions.
[2023-03-18 23:10:39] [INFO ] Invariant cache hit.
[2023-03-18 23:10:44] [INFO ] Implicit Places using invariants in 4904 ms returned []
Implicit Place search using SMT only with invariants took 4908 ms to find 0 implicit places.
[2023-03-18 23:10:44] [INFO ] Invariant cache hit.
[2023-03-18 23:10:49] [INFO ] Dead Transitions using invariants and state equation in 5044 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 10211 ms. Remains : 40601/40601 places, 80200/80200 transitions.
Treatment of property SharedMemory-COL-000200-LTLFireability-05 finished in 119292 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(X(X(G(!p0))))'
Support contains 200 out of 40601 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 40601/40601 places, 80200/80200 transitions.
Applied a total of 0 rules in 437 ms. Remains 40601 /40601 variables (removed 0) and now considering 80200/80200 (removed 0) transitions.
[2023-03-18 23:10:59] [INFO ] Invariant cache hit.
[2023-03-18 23:11:04] [INFO ] Implicit Places using invariants in 5400 ms returned []
Implicit Place search using SMT only with invariants took 5401 ms to find 0 implicit places.
[2023-03-18 23:11:04] [INFO ] Invariant cache hit.
[2023-03-18 23:11:09] [INFO ] Dead Transitions using invariants and state equation in 5143 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 10984 ms. Remains : 40601/40601 places, 80200/80200 transitions.
Stuttering acceptance computed with spot in 153 ms :[true, p0, p0, p0]
Running random walk in product with property : SharedMemory-COL-000200-LTLFireability-06 automaton TGBA Formula[mat=[[{ cond=true, acceptance={0} source=0 dest: 0}], [{ cond=p0, acceptance={} source=1 dest: 0}, { cond=(NOT p0), acceptance={} source=1 dest: 1}], [{ cond=true, acceptance={} source=2 dest: 1}], [{ cond=true, acceptance={} source=3 dest: 2}]], initial=3, aps=[p0:(AND (LT s651 1) (LT s716 1) (LT s781 1) (LT s643 1) (LT s708 1) (LT s773 1) (LT s667 1) (LT s797 1) (LT s602 1) (LT s732 1) (LT s659 1) (LT s789 1) (L...], nbAcceptance=1, properties=[trans-labels, explicit-labels, trans-acc, complete, deterministic, no-univ-branch, unambiguous, semi-deterministic, stutter-sensitive, terminal, very-weak, weak, inherently-weak], stateDesc=[null, null, null, null][false, false, false, false]]
Entered a terminal (fully accepting) state of product in 708 steps with 0 reset in 4077 ms.
FORMULA SharedMemory-COL-000200-LTLFireability-06 FALSE TECHNIQUES STUTTER_TEST
Treatment of property SharedMemory-COL-000200-LTLFireability-06 finished in 15530 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(F(p0))'
Support contains 400 out of 40601 places. Attempting structural reductions.
Starting structural reductions in SI_LTL mode, iteration 0 : 40601/40601 places, 80200/80200 transitions.
Applied a total of 0 rules in 1882 ms. Remains 40601 /40601 variables (removed 0) and now considering 80200/80200 (removed 0) transitions.
[2023-03-18 23:11:16] [INFO ] Invariant cache hit.
[2023-03-18 23:11:21] [INFO ] Implicit Places using invariants in 5286 ms returned []
Implicit Place search using SMT only with invariants took 5287 ms to find 0 implicit places.
[2023-03-18 23:11:21] [INFO ] Invariant cache hit.
[2023-03-18 23:11:26] [INFO ] Dead Transitions using invariants and state equation in 5381 ms found 0 transitions.
Finished structural reductions in SI_LTL mode , in 1 iterations and 12557 ms. Remains : 40601/40601 places, 80200/80200 transitions.
Stuttering acceptance computed with spot in 38 ms :[(NOT p0)]
Running random walk in product with property : SharedMemory-COL-000200-LTLFireability-07 automaton TGBA Formula[mat=[[{ cond=(NOT p0), acceptance={0} source=0 dest: 0}]], initial=0, aps=[p0:(OR (AND (GEQ s46 1) (GEQ s446 1)) (AND (GEQ s169 1) (GEQ s569 1)) (AND (GEQ s16 1) (GEQ s416 1)) (AND (GEQ s199 1) (GEQ s599 1)) (AND (GEQ s26 1) (GEQ...], nbAcceptance=1, properties=[trans-labels, explicit-labels, trans-acc, colored, deterministic, no-univ-branch, unambiguous, semi-deterministic, stutter-invariant, very-weak, weak, inherently-weak], stateDesc=[null][true]]
Product exploration timeout after 27160 steps with 8311 reset in 10008 ms.
Stack based approach found an accepted trace after 414 steps with 130 reset with depth 4 and stack size 4 in 144 ms.
FORMULA SharedMemory-COL-000200-LTLFireability-07 FALSE TECHNIQUES STACK_TEST
Treatment of property SharedMemory-COL-000200-LTLFireability-07 finished in 22882 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(G(F((X(X((F(!p2)&&p1)))&&p0))))'
Support contains 600 out of 40601 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 40601/40601 places, 80200/80200 transitions.
Applied a total of 0 rules in 250 ms. Remains 40601 /40601 variables (removed 0) and now considering 80200/80200 (removed 0) transitions.
[2023-03-18 23:11:37] [INFO ] Invariant cache hit.
[2023-03-18 23:11:42] [INFO ] Implicit Places using invariants in 5370 ms returned []
Implicit Place search using SMT only with invariants took 5371 ms to find 0 implicit places.
[2023-03-18 23:11:42] [INFO ] Invariant cache hit.
[2023-03-18 23:11:47] [INFO ] Dead Transitions using invariants and state equation in 5198 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 10822 ms. Remains : 40601/40601 places, 80200/80200 transitions.
Stuttering acceptance computed with spot in 299 ms :[(OR (NOT p1) (NOT p0) p2), (OR (NOT p0) (NOT p1) p2), (OR (NOT p1) p2), (OR (NOT p1) p2), (OR (NOT p1) p2), p2]
Running random walk in product with property : SharedMemory-COL-000200-LTLFireability-09 automaton TGBA Formula[mat=[[{ cond=true, acceptance={} source=0 dest: 0}, { cond=(NOT p0), acceptance={} source=0 dest: 1}, { cond=p0, acceptance={} source=0 dest: 2}], [{ cond=(NOT p0), acceptance={0} source=1 dest: 1}, { cond=p0, acceptance={0} source=1 dest: 2}], [{ cond=(NOT p0), acceptance={0} source=2 dest: 3}, { cond=p0, acceptance={0} source=2 dest: 4}], [{ cond=(AND (NOT p0) (NOT p1)), acceptance={0} source=3 dest: 1}, { cond=(AND p0 (NOT p1)), acceptance={0} source=3 dest: 2}, { cond=(AND p1 p2), acceptance={0} source=3 dest: 5}], [{ cond=(AND (NOT p0) (NOT p1)), acceptance={0} source=4 dest: 3}, { cond=(AND p0 (NOT p1)), acceptance={0} source=4 dest: 4}, { cond=(AND p1 p2), acceptance={0} source=4 dest: 5}], [{ cond=p2, acceptance={0} source=5 dest: 5}]], initial=0, aps=[p0:(AND (OR (LT s46 1) (LT s446 1)) (OR (LT s169 1) (LT s569 1)) (OR (LT s16 1) (LT s416 1)) (OR (LT s199 1) (LT s599 1)) (OR (LT s26 1) (LT s426 1)) (OR ...], nbAcceptance=1, properties=[trans-labels, explicit-labels, trans-acc, no-univ-branch, stutter-sensitive, weak, inherently-weak], stateDesc=[null, null, null, null, null, null][false, false, false, false, false, false]]
Product exploration timeout after 740 steps with 0 reset in 10030 ms.
Stack based approach found an accepted trace after 462 steps with 0 reset with depth 463 and stack size 463 in 584 ms.
FORMULA SharedMemory-COL-000200-LTLFireability-09 FALSE TECHNIQUES STACK_TEST
Treatment of property SharedMemory-COL-000200-LTLFireability-09 finished in 21879 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(X(X(X(F((p0&&G(F(p1))))))))'
Support contains 600 out of 40601 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 40601/40601 places, 80200/80200 transitions.
Applied a total of 0 rules in 251 ms. Remains 40601 /40601 variables (removed 0) and now considering 80200/80200 (removed 0) transitions.
[2023-03-18 23:11:59] [INFO ] Invariant cache hit.
[2023-03-18 23:12:04] [INFO ] Implicit Places using invariants in 5292 ms returned []
Implicit Place search using SMT only with invariants took 5303 ms to find 0 implicit places.
[2023-03-18 23:12:04] [INFO ] Invariant cache hit.
[2023-03-18 23:12:10] [INFO ] Dead Transitions using invariants and state equation in 5621 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 11177 ms. Remains : 40601/40601 places, 80200/80200 transitions.
Stuttering acceptance computed with spot in 274 ms :[(OR (NOT p1) (NOT p0)), (OR (NOT p1) (NOT p0)), (OR (NOT p1) (NOT p0)), (OR (NOT p1) (NOT p0)), (NOT p1), (NOT p1), (NOT p0)]
Running random walk in product with property : SharedMemory-COL-000200-LTLFireability-10 automaton TGBA Formula[mat=[[{ cond=true, acceptance={} source=0 dest: 1}], [{ cond=true, acceptance={} source=1 dest: 2}], [{ cond=true, acceptance={} source=2 dest: 3}], [{ cond=(NOT p1), acceptance={} source=3 dest: 4}, { cond=true, acceptance={} source=3 dest: 5}, { cond=(NOT p0), acceptance={} source=3 dest: 6}], [{ cond=(NOT p1), acceptance={0} source=4 dest: 4}], [{ cond=(NOT p1), acceptance={} source=5 dest: 4}, { cond=true, acceptance={} source=5 dest: 5}], [{ cond=(NOT p0), acceptance={0} source=6 dest: 6}]], initial=0, aps=[p1:(OR (AND (GEQ s46 1) (GEQ s446 1)) (AND (GEQ s169 1) (GEQ s569 1)) (AND (GEQ s16 1) (GEQ s416 1)) (AND (GEQ s199 1) (GEQ s599 1)) (AND (GEQ s26 1) (GEQ...], nbAcceptance=1, properties=[trans-labels, explicit-labels, trans-acc, no-univ-branch, stutter-sensitive, very-weak, weak, inherently-weak], stateDesc=[null, null, null, null, null, null, null][false, false, false, false, false, false, false]]
Product exploration timeout after 740 steps with 0 reset in 10332 ms.
Product exploration timeout after 660 steps with 0 reset in 10162 ms.
Computed a total of 0 stabilizing places and 0 stable transitions
Computed a total of 0 stabilizing places and 0 stable transitions
Knowledge obtained : [(AND p1 (NOT p0)), true]
False Knowledge obtained : []
Knowledge based reduction with 2 factoid took 100 ms. Reduced automaton from 7 states, 10 edges and 2 AP (stutter sensitive) to 7 states, 10 edges and 2 AP (stutter sensitive).
Stuttering acceptance computed with spot in 352 ms :[(OR (NOT p1) (NOT p0)), (OR (NOT p1) (NOT p0)), (OR (NOT p1) (NOT p0)), (OR (NOT p1) (NOT p0)), (NOT p1), (NOT p1), (NOT p0)]
Finished random walk after 750 steps, including 0 resets, run visited all 2 properties in 16602 ms. (steps per millisecond=0 )
Knowledge obtained : [(AND p1 (NOT p0)), true]
False Knowledge obtained : [(F (NOT p1)), (F p0)]
Knowledge based reduction with 2 factoid took 139 ms. Reduced automaton from 7 states, 10 edges and 2 AP (stutter sensitive) to 7 states, 10 edges and 2 AP (stutter sensitive).
Stuttering acceptance computed with spot in 254 ms :[(OR (NOT p1) (NOT p0)), (OR (NOT p1) (NOT p0)), (OR (NOT p1) (NOT p0)), (OR (NOT p1) (NOT p0)), (NOT p1), (NOT p1), (NOT p0)]
Stuttering acceptance computed with spot in 255 ms :[(OR (NOT p1) (NOT p0)), (OR (NOT p1) (NOT p0)), (OR (NOT p1) (NOT p0)), (OR (NOT p1) (NOT p0)), (NOT p1), (NOT p1), (NOT p0)]
[2023-03-18 23:13:11] [INFO ] Invariant cache hit.
Could not prove EG (NOT p0)
Support contains 600 out of 40601 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 40601/40601 places, 80200/80200 transitions.
Applied a total of 0 rules in 615 ms. Remains 40601 /40601 variables (removed 0) and now considering 80200/80200 (removed 0) transitions.
[2023-03-18 23:13:23] [INFO ] Invariant cache hit.
[2023-03-18 23:13:28] [INFO ] Implicit Places using invariants in 5612 ms returned []
Implicit Place search using SMT only with invariants took 5614 ms to find 0 implicit places.
[2023-03-18 23:13:29] [INFO ] Invariant cache hit.
[2023-03-18 23:13:34] [INFO ] Dead Transitions using invariants and state equation in 5317 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 11551 ms. Remains : 40601/40601 places, 80200/80200 transitions.
Computed a total of 0 stabilizing places and 0 stable transitions
Computed a total of 0 stabilizing places and 0 stable transitions
Knowledge obtained : [(AND p1 (NOT p0)), true]
False Knowledge obtained : []
Knowledge based reduction with 2 factoid took 113 ms. Reduced automaton from 7 states, 10 edges and 2 AP (stutter sensitive) to 7 states, 10 edges and 2 AP (stutter sensitive).
Stuttering acceptance computed with spot in 298 ms :[(OR (NOT p1) (NOT p0)), (OR (NOT p1) (NOT p0)), (OR (NOT p1) (NOT p0)), (OR (NOT p1) (NOT p0)), (NOT p1), (NOT p1), (NOT p0)]
Finished random walk after 724 steps, including 0 resets, run visited all 2 properties in 8149 ms. (steps per millisecond=0 )
Knowledge obtained : [(AND p1 (NOT p0)), true]
False Knowledge obtained : [(F (NOT p1)), (F p0)]
Knowledge based reduction with 2 factoid took 202 ms. Reduced automaton from 7 states, 10 edges and 2 AP (stutter sensitive) to 7 states, 10 edges and 2 AP (stutter sensitive).
Stuttering acceptance computed with spot in 326 ms :[(OR (NOT p1) (NOT p0)), (OR (NOT p1) (NOT p0)), (OR (NOT p1) (NOT p0)), (OR (NOT p1) (NOT p0)), (NOT p1), (NOT p1), (NOT p0)]
Stuttering acceptance computed with spot in 275 ms :[(OR (NOT p1) (NOT p0)), (OR (NOT p1) (NOT p0)), (OR (NOT p1) (NOT p0)), (OR (NOT p1) (NOT p0)), (NOT p1), (NOT p1), (NOT p0)]
starting LoLA
BK_INPUT SharedMemory-COL-000200
BK_EXAMINATION: LTLFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution
LTLFireability
TIME LIMIT: Killed by timeout after 3600 seconds
MemTotal: 16393216 kB
MemFree: 11133592 kB
After kill :
MemTotal: 16393216 kB
MemFree: 16214004 kB
BK_TIME_CONFINEMENT_REACHED
--------------------
content from stderr:
+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination LTLFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains High-Level net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading HL formula in XML format (--xmlformula)
lola: reading formula from /home/mcc/execution/LTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:352
lola: rewrite Frontend/Parser/formula_rewrite.k:352
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:379
lola: rewrite Frontend/Parser/formula_rewrite.k:379
lola: rewrite Frontend/Parser/formula_rewrite.k:427
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:346
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:436
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:379
lola: rewrite Frontend/Parser/formula_rewrite.k:379
lola: rewrite Frontend/Parser/formula_rewrite.k:379
lola: rewrite Frontend/Parser/formula_rewrite.k:373
lola: rewrite Frontend/Parser/formula_rewrite.k:430
lola: rewrite Frontend/Parser/formula_rewrite.k:433
lola: rewrite Frontend/Parser/formula_rewrite.k:352
lola: rewrite Frontend/Parser/formula_rewrite.k:436
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:379
lola: rewrite Frontend/Parser/formula_rewrite.k:373
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:379
lola: rewrite Frontend/Parser/formula_rewrite.k:518
lola: rewrite Frontend/Parser/formula_rewrite.k:346
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:352
lola: rewrite Frontend/Parser/formula_rewrite.k:527
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:352
lola: rewrite Frontend/Parser/formula_rewrite.k:376
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:433
lola: rewrite Frontend/Parser/formula_rewrite.k:352
lola: rewrite Frontend/Parser/formula_rewrite.k:430
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:436
lola: rewrite Frontend/Parser/formula_rewrite.k:521
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:346
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:433
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:346
lola: rewrite Frontend/Parser/formula_rewrite.k:527
lola: NOTDEADLOCKFREE
lola: start findlow
lola: CHECK FINDLOW FOR TRANS Begin_Ext_Acc
lola: INVENT VAR FOR PLACE Ext_Bus
lola: INVENT VAR FOR PLACE Queue
lola: INVENT VAR FOR PLACE Memory
lola: CHECK EQ TRANS Begin_Ext_Acc
lola: NOTDEADLOCKFREE
lola: TR BINDINGS
lola: TR BINDINGS DONE
lola: Places: 40801, Transitions: 80400
lola: @ trans Begin_Ext_Acc
lola: findlow criterion violated for transition 4
lola: CHECK FINDLOW FOR TRANS End_Own_Acc
lola: INVENT VAR FOR PLACE Memory
lola: INVENT VAR FOR PLACE OwnMemAcc
lola: CHECK EQ TRANS End_Own_Acc
lola: findlow criterion violated for transition 0
lola: CHECK FINDLOW FOR TRANS Begin_Own_Acc
lola: INVENT VAR FOR PLACE Active
lola: CHECK EQ TRANS Begin_Own_Acc
lola: CHECK EQ TRANS Req_Ext_Acc
lola: CHECK FINDLOW FOR TRANS End_Ext_Acc
lola: INVENT VAR FOR PLACE Ext_Mem_Acc
lola: CHECK EQ TRANS End_Ext_Acc
lola: findlow criterion violated for 2 clusters
lola: Time for checking findlow: 1.000000
lola: TRANS 4: Begin_Ext_Acc is minimal, eq to 4
lola: TRANS 0: End_Own_Acc is minimal, eq to 0
lola: TRANS 2: Begin_Own_Acc is minimal, eq to 2
lola: TRANS 3: Req_Ext_Acc is minimal, eq to 2
lola: TRANS 1: End_Ext_Acc is minimal, eq to 1
lola: HLNOFINDLOW
lola: HLNOFINDLOW
lola: @ trans Begin_Own_Acc
lola: @ trans Req_Ext_Acc
lola: @ trans End_Own_Acc
lola: @ trans End_Ext_Acc
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 5 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 10 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 15 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 20 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 25 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 30 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 35 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 40 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 45 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 50 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 55 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 60 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 65 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 70 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 75 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 80 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 85 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 90 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 95 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 100 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 105 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 110 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 115 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 120 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 125 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 130 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 135 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 140 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 145 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 150 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 155 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 160 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 165 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 170 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 175 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 180 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 185 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 190 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 195 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 200 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 205 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 210 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 215 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 220 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 225 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 230 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 235 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 240 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 245 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 250 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 255 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 260 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 265 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 270 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 275 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 280 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 285 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 290 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 295 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 300 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 305 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 310 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 315 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 320 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 325 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 330 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 335 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 340 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 345 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 350 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 355 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 360 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 365 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 370 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 375 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 380 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 385 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 390 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 395 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 400 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 405 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 410 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 415 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 420 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 425 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 430 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 435 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 440 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 445 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 450 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 455 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 460 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 465 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 470 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 475 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 480 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 485 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 490 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 495 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 500 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 505 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 510 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 515 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 520 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 525 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 530 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 535 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 540 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 545 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 550 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 555 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 560 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 565 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 570 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 575 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 580 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 585 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 590 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 595 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 600 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 605 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 610 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 615 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 620 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 625 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 630 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 635 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 640 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 645 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 650 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 655 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 660 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 665 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 670 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 675 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 680 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 685 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 690 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 695 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 700 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 705 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 710 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 715 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 720 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 725 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 730 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 735 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 740 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 745 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 750 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 755 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 760 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 765 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 770 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 775 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 780 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 785 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 790 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 795 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 800 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 805 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 810 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 815 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 820 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 825 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 830 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 835 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 840 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 845 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 850 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 855 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 860 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 865 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 870 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 875 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 880 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 885 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 890 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 895 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 900 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 905 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 910 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 915 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 920 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 925 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 931 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 936 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 941 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 946 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 951 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 956 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 961 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 966 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 971 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 976 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 981 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 986 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 991 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 996 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1001 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1006 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1011 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1016 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1021 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1026 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1031 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1036 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1041 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1046 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1051 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1056 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1061 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1066 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1071 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1076 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1081 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1086 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1091 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1096 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1101 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1106 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1111 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1116 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1121 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1126 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1131 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1136 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1141 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1146 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1151 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1156 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1161 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1166 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1171 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1176 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1181 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1186 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1191 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1196 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1201 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1206 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1211 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1216 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1221 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1226 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1231 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1236 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1241 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1246 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1251 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1256 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1261 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1266 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1271 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1276 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1281 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1286 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1291 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1296 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1301 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1306 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1311 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1316 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1321 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1326 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1331 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1336 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1341 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1346 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1351 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1356 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1361 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1366 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1371 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1376 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1381 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1386 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1391 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1396 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1401 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1406 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1411 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1416 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1421 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1426 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1431 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1436 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1441 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1446 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1451 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1456 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1461 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1466 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1471 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1476 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1481 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1486 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1491 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1496 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1501 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1506 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1511 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1516 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1521 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1526 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1531 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1536 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1541 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1546 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1551 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1556 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1561 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1566 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1571 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1576 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1581 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1586 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1591 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1596 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1601 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1606 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1611 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1616 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1621 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1626 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1631 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1636 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1641 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1646 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1651 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1656 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1661 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1666 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1671 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1676 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1681 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1686 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1691 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1696 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1701 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1706 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1711 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1716 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1721 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1726 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1731 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1736 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1741 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1746 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1751 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1756 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1761 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1766 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1771 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1776 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1781 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1786 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1791 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1796 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1801 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1806 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1811 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1816 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1821 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1826 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1831 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1836 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1841 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1846 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1851 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1856 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1861 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1866 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1871 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1876 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1881 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1886 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1891 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1896 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1901 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1906 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1911 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1916 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1921 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1926 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1931 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1936 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1941 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1946 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1951 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1956 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1961 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1966 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1971 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1976 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1981 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1986 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1991 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1996 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2001 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2006 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2011 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2016 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2021 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000200-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
SharedMemory-COL-000200-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-07: F 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
SharedMemory-COL-000200-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2026 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: caught signal Terminated - aborting LoLA
FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SharedMemory-COL-000200-LTLFireability-00: LTL unknown AGGR
SharedMemory-COL-000200-LTLFireability-01: LTL unknown AGGR
SharedMemory-COL-000200-LTLFireability-02: LTL unknown AGGR
SharedMemory-COL-000200-LTLFireability-03: CONJ unknown CONJ
SharedMemory-COL-000200-LTLFireability-04: LTL unknown AGGR
SharedMemory-COL-000200-LTLFireability-05: LTL unknown AGGR
SharedMemory-COL-000200-LTLFireability-06: LTL unknown AGGR
SharedMemory-COL-000200-LTLFireability-07: F unknown AGGR
SharedMemory-COL-000200-LTLFireability-08: LTL unknown AGGR
SharedMemory-COL-000200-LTLFireability-09: LTL unknown AGGR
SharedMemory-COL-000200-LTLFireability-10: LTL unknown AGGR
SharedMemory-COL-000200-LTLFireability-11: LTL unknown AGGR
SharedMemory-COL-000200-LTLFireability-12: LTL unknown AGGR
SharedMemory-COL-000200-LTLFireability-13: LTL unknown AGGR
SharedMemory-COL-000200-LTLFireability-14: LTL unknown AGGR
SharedMemory-COL-000200-LTLFireability-15: LTL unknown AGGR
Time elapsed: 2028 secs. Pages in use: 0
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="SharedMemory-COL-000200"
export BK_EXAMINATION="LTLFireability"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is SharedMemory-COL-000200, examination is LTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r359-smll-167891809200588"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/SharedMemory-COL-000200.tgz
mv SharedMemory-COL-000200 execution
cd execution
if [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "UpperBounds" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] || [ "LTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;