About the Execution of LoLa+red for SharedMemory-COL-000100
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 2863.739 | 604920.00 | 714004.00 | 2415.80 | TFTFTTFTFFTFFTFF | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2023-input.r359-smll-167891809200582.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is SharedMemory-COL-000100, examination is ReachabilityCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r359-smll-167891809200582
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 560K
-rw-r--r-- 1 mcc users 8.7K Feb 26 00:37 CTLCardinality.txt
-rw-r--r-- 1 mcc users 88K Feb 26 00:37 CTLCardinality.xml
-rw-r--r-- 1 mcc users 8.2K Feb 25 22:07 CTLFireability.txt
-rw-r--r-- 1 mcc users 69K Feb 25 22:07 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:41 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.5K Jan 29 11:41 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 4.0K Feb 25 16:53 LTLCardinality.txt
-rw-r--r-- 1 mcc users 27K Feb 25 16:53 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.6K Feb 25 16:53 LTLFireability.txt
-rw-r--r-- 1 mcc users 16K Feb 25 16:53 LTLFireability.xml
-rw-r--r-- 1 mcc users 16K Feb 26 08:49 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 164K Feb 26 08:49 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 11K Feb 26 04:33 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 79K Feb 26 04:33 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.8K Feb 25 16:53 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.8K Feb 25 16:53 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 Mar 5 18:23 equiv_pt
-rw-r--r-- 1 mcc users 7 Mar 5 18:23 instance
-rw-r--r-- 1 mcc users 5 Mar 5 18:23 iscolored
-rw-r--r-- 1 mcc users 16K Mar 5 18:23 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME SharedMemory-COL-000100-ReachabilityCardinality-00
FORMULA_NAME SharedMemory-COL-000100-ReachabilityCardinality-01
FORMULA_NAME SharedMemory-COL-000100-ReachabilityCardinality-02
FORMULA_NAME SharedMemory-COL-000100-ReachabilityCardinality-03
FORMULA_NAME SharedMemory-COL-000100-ReachabilityCardinality-04
FORMULA_NAME SharedMemory-COL-000100-ReachabilityCardinality-05
FORMULA_NAME SharedMemory-COL-000100-ReachabilityCardinality-06
FORMULA_NAME SharedMemory-COL-000100-ReachabilityCardinality-07
FORMULA_NAME SharedMemory-COL-000100-ReachabilityCardinality-08
FORMULA_NAME SharedMemory-COL-000100-ReachabilityCardinality-09
FORMULA_NAME SharedMemory-COL-000100-ReachabilityCardinality-10
FORMULA_NAME SharedMemory-COL-000100-ReachabilityCardinality-11
FORMULA_NAME SharedMemory-COL-000100-ReachabilityCardinality-12
FORMULA_NAME SharedMemory-COL-000100-ReachabilityCardinality-13
FORMULA_NAME SharedMemory-COL-000100-ReachabilityCardinality-14
FORMULA_NAME SharedMemory-COL-000100-ReachabilityCardinality-15
=== Now, execution of the tool begins
BK_START 1679174969636
bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=ReachabilityCardinality
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=SharedMemory-COL-000100
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-18 21:29:32] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, ReachabilityCardinality, -timeout, 360, -rebuildPNML]
[2023-03-18 21:29:32] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-18 21:29:32] [INFO ] Detected file is not PT type :http://www.pnml.org/version-2009/grammar/symmetricnet
log4j:WARN No appenders could be found for logger (org.apache.axiom.locator.DefaultOMMetaFactoryLocator).
log4j:WARN Please initialize the log4j system properly.
log4j:WARN See http://logging.apache.org/log4j/1.2/faq.html#noconfig for more info.
[2023-03-18 21:29:33] [WARNING] Using fallBack plugin, rng conformance not checked
[2023-03-18 21:29:33] [INFO ] Load time of PNML (colored model parsed with PNMLFW) : 932 ms
[2023-03-18 21:29:33] [INFO ] Imported 6 HL places and 5 HL transitions for a total of 10401 PT places and 30200.0 transition bindings in 25 ms.
Parsed 16 properties from file /home/mcc/execution/ReachabilityCardinality.xml in 42 ms.
Working with output stream class java.io.PrintStream
FORMULA SharedMemory-COL-000100-ReachabilityCardinality-12 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
[2023-03-18 21:29:33] [INFO ] Built PT skeleton of HLPN with 6 places and 5 transitions 16 arcs in 5 ms.
[2023-03-18 21:29:33] [INFO ] Skeletonized 15 HLPN properties in 2 ms.
Remains 15 properties that can be checked using skeleton over-approximation.
Computed a total of 0 stabilizing places and 0 stable transitions
[2023-03-18 21:29:34] [INFO ] Flatten gal took : 19 ms
[2023-03-18 21:29:34] [INFO ] Flatten gal took : 3 ms
Domain [P(100), P(100)] of place Ext_Mem_Acc breaks symmetries in sort P
[2023-03-18 21:29:34] [INFO ] Unfolded HLPN to a Petri net with 10401 places and 20200 transitions 80400 arcs in 283 ms.
[2023-03-18 21:29:34] [INFO ] Unfolded 15 HLPN properties in 35 ms.
Deduced a syphon composed of 100 places in 25 ms
Reduce places removed 100 places and 100 transitions.
Interrupted random walk after 4405 steps, including 1 resets, run timeout after 30014 ms. (steps per millisecond=0 ) properties seen 5
FORMULA SharedMemory-COL-000100-ReachabilityCardinality-14 FALSE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA SharedMemory-COL-000100-ReachabilityCardinality-09 FALSE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA SharedMemory-COL-000100-ReachabilityCardinality-07 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA SharedMemory-COL-000100-ReachabilityCardinality-04 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA SharedMemory-COL-000100-ReachabilityCardinality-01 FALSE TECHNIQUES TOPOLOGICAL RANDOM_WALK
Interrupted Best-First random walk after 5487 steps, including 1 resets, run timeout after 5009 ms. (steps per millisecond=1 ) properties seen 0
Interrupted Best-First random walk after 2661 steps, including 0 resets, run timeout after 6400 ms. (steps per millisecond=0 ) properties seen 0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 3051 ms. (steps per millisecond=3 ) properties (out of 10) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 2752 ms. (steps per millisecond=3 ) properties (out of 10) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 227 ms. (steps per millisecond=44 ) properties (out of 10) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 76 ms. (steps per millisecond=131 ) properties (out of 10) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 130 ms. (steps per millisecond=76 ) properties (out of 10) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 136 ms. (steps per millisecond=73 ) properties (out of 10) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 169 ms. (steps per millisecond=59 ) properties (out of 10) seen :0
Interrupted Best-First random walk after 1975 steps, including 0 resets, run timeout after 5760 ms. (steps per millisecond=0 ) properties seen 0
Running SMT prover for 10 properties.
// Phase 1: matrix 20100 rows 10301 cols
[2023-03-18 21:30:34] [INFO ] Computed 201 place invariants in 4918 ms
[2023-03-18 21:30:42] [INFO ] [Real]Absence check using 201 positive place invariants in 844 ms returned sat
[2023-03-18 21:30:42] [INFO ] After 8155ms SMT Verify possible using all constraints in real domain returned unsat :2 sat :0 real:8
[2023-03-18 21:30:48] [INFO ] [Nat]Absence check using 201 positive place invariants in 810 ms returned sat
[2023-03-18 21:31:07] [INFO ] After 7294ms SMT Verify possible using state equation in natural domain returned unsat :8 sat :1
[2023-03-18 21:31:07] [INFO ] After 7370ms SMT Verify possible using trap constraints in natural domain returned unsat :8 sat :1
Attempting to minimize the solution found.
Minimization took 12 ms.
[2023-03-18 21:31:07] [INFO ] After 25116ms SMT Verify possible using all constraints in natural domain returned unsat :8 sat :1
FORMULA SharedMemory-COL-000100-ReachabilityCardinality-13 TRUE TECHNIQUES STRUCTURAL_REDUCTION TOPOLOGICAL SAT_SMT
FORMULA SharedMemory-COL-000100-ReachabilityCardinality-11 FALSE TECHNIQUES STRUCTURAL_REDUCTION TOPOLOGICAL SAT_SMT
FORMULA SharedMemory-COL-000100-ReachabilityCardinality-08 FALSE TECHNIQUES STRUCTURAL_REDUCTION TOPOLOGICAL SAT_SMT
FORMULA SharedMemory-COL-000100-ReachabilityCardinality-06 FALSE TECHNIQUES STRUCTURAL_REDUCTION TOPOLOGICAL SAT_SMT
FORMULA SharedMemory-COL-000100-ReachabilityCardinality-05 TRUE TECHNIQUES STRUCTURAL_REDUCTION TOPOLOGICAL SAT_SMT
FORMULA SharedMemory-COL-000100-ReachabilityCardinality-03 FALSE TECHNIQUES STRUCTURAL_REDUCTION TOPOLOGICAL SAT_SMT
FORMULA SharedMemory-COL-000100-ReachabilityCardinality-02 TRUE TECHNIQUES STRUCTURAL_REDUCTION TOPOLOGICAL SAT_SMT
FORMULA SharedMemory-COL-000100-ReachabilityCardinality-00 TRUE TECHNIQUES STRUCTURAL_REDUCTION TOPOLOGICAL SAT_SMT
Fused 10 Parikh solutions to 1 different solutions.
Parikh walk visited 0 properties in 1 ms.
Support contains 10301 out of 10301 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 10301/10301 places, 20100/20100 transitions.
Applied a total of 0 rules in 415 ms. Remains 10301 /10301 variables (removed 0) and now considering 20100/20100 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 423 ms. Remains : 10301/10301 places, 20100/20100 transitions.
Interrupted random walk after 4227 steps, including 1 resets, run timeout after 30029 ms. (steps per millisecond=0 ) properties seen 0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 118 ms. (steps per millisecond=84 ) properties (out of 2) seen :0
Interrupted Best-First random walk after 1876 steps, including 0 resets, run timeout after 5441 ms. (steps per millisecond=0 ) properties seen 0
Interrupted probabilistic random walk after 114470 steps, run timeout after 105090 ms. (steps per millisecond=1 ) properties seen :{}
Probabilistic random walk after 114470 steps, saw 113513 distinct states, run finished after 105095 ms. (steps per millisecond=1 ) properties seen :0
Running SMT prover for 2 properties.
[2023-03-18 21:33:28] [INFO ] Invariant cache hit.
[2023-03-18 21:33:32] [INFO ] [Real]Absence check using 201 positive place invariants in 1054 ms returned sat
[2023-03-18 21:33:53] [INFO ] After 20488ms SMT Verify possible using state equation in real domain returned unsat :0 sat :1 real:1
[2023-03-18 21:33:53] [INFO ] After 20508ms SMT Verify possible using trap constraints in real domain returned unsat :0 sat :1 real:1
Attempting to minimize the solution found.
Minimization took 7 ms.
[2023-03-18 21:33:53] [INFO ] After 25046ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :1 real:1
[2023-03-18 21:33:57] [INFO ] [Nat]Absence check using 201 positive place invariants in 683 ms returned sat
[2023-03-18 21:34:18] [INFO ] After 19297ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :1
[2023-03-18 21:34:18] [INFO ] After 19299ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :1
Attempting to minimize the solution found.
Minimization took 12 ms.
[2023-03-18 21:34:18] [INFO ] After 25034ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :1
Fused 2 Parikh solutions to 1 different solutions.
Parikh walk visited 0 properties in 0 ms.
Support contains 10301 out of 10301 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 10301/10301 places, 20100/20100 transitions.
Applied a total of 0 rules in 280 ms. Remains 10301 /10301 variables (removed 0) and now considering 20100/20100 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 281 ms. Remains : 10301/10301 places, 20100/20100 transitions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 10301/10301 places, 20100/20100 transitions.
Applied a total of 0 rules in 259 ms. Remains 10301 /10301 variables (removed 0) and now considering 20100/20100 (removed 0) transitions.
[2023-03-18 21:34:19] [INFO ] Invariant cache hit.
[2023-03-18 21:34:21] [INFO ] Implicit Places using invariants in 1752 ms returned []
Implicit Place search using SMT only with invariants took 1754 ms to find 0 implicit places.
[2023-03-18 21:34:21] [INFO ] Invariant cache hit.
[2023-03-18 21:34:22] [INFO ] Dead Transitions using invariants and state equation in 1641 ms found 0 transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 3659 ms. Remains : 10301/10301 places, 20100/20100 transitions.
Applied a total of 0 rules in 156 ms. Remains 10301 /10301 variables (removed 0) and now considering 20100/20100 (removed 0) transitions.
Running SMT prover for 2 properties.
[2023-03-18 21:34:23] [INFO ] Invariant cache hit.
[2023-03-18 21:34:26] [INFO ] [Real]Absence check using 201 positive place invariants in 835 ms returned sat
[2023-03-18 21:34:54] [INFO ] After 27371ms SMT Verify possible using state equation in real domain returned unsat :0 sat :1 real:1
[2023-03-18 21:34:56] [INFO ] After 29099ms SMT Verify possible using trap constraints in real domain returned unsat :0 sat :1 real:1
Attempting to minimize the solution found.
Minimization took 728 ms.
[2023-03-18 21:34:56] [INFO ] After 33780ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :1 real:1
[2023-03-18 21:35:00] [INFO ] [Nat]Absence check using 201 positive place invariants in 759 ms returned sat
[2023-03-18 21:35:30] [INFO ] After 27878ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :2
[2023-03-18 21:35:34] [INFO ] After 31389ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :2
Attempting to minimize the solution found.
Minimization took 2028 ms.
[2023-03-18 21:35:36] [INFO ] After 39332ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :2
[2023-03-18 21:35:36] [INFO ] Export to MCC of 2 properties in file /home/mcc/execution/ReachabilityCardinality.sr.xml took 103 ms.
[2023-03-18 21:35:36] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 10301 places, 20100 transitions and 80000 arcs took 150 ms.
[2023-03-18 21:35:38] [INFO ] Flatten gal took : 1281 ms
Total runtime 365917 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT SharedMemory-COL-000100
BK_EXAMINATION: ReachabilityCardinality
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/370
ReachabilityCardinality
FORMULA SharedMemory-COL-000100-ReachabilityCardinality-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA SharedMemory-COL-000100-ReachabilityCardinality-10 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1679175574556
--------------------
content from stderr:
+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination ReachabilityCardinality -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/370/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/370/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/370/ReachabilityCardinality.xml
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: Rule S: 0 transitions removed,0 places removed
lola: LAUNCH task # 7 (type SKEL/FNDP) for 0 SharedMemory-COL-000100-ReachabilityCardinality-10
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 8 (type SKEL/EQUN) for 0 SharedMemory-COL-000100-ReachabilityCardinality-10
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 10 (type SKEL/SRCH) for 0 SharedMemory-COL-000100-ReachabilityCardinality-10
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 11 (type SKEL/SRCH) for 0 SharedMemory-COL-000100-ReachabilityCardinality-10
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 11 (type SKEL/SRCH) for SharedMemory-COL-000100-ReachabilityCardinality-10
lola: result : true
lola: markings : 274
lola: fired transitions : 331
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 7 (type FNDP) for SharedMemory-COL-000100-ReachabilityCardinality-10 (obsolete)
lola: CANCELED task # 8 (type EQUN) for SharedMemory-COL-000100-ReachabilityCardinality-10 (obsolete)
lola: CANCELED task # 10 (type SRCH) for SharedMemory-COL-000100-ReachabilityCardinality-10 (obsolete)
lola: FINISHED task # 7 (type SKEL/FNDP) for SharedMemory-COL-000100-ReachabilityCardinality-10
lola: result : true
lola: fired transitions : 57
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
sara: try reading problem file /home/mcc/execution/370/ReachabilityCardinality-8.sara.
lola: FINISHED task # 8 (type SKEL/EQUN) for SharedMemory-COL-000100-ReachabilityCardinality-10
lola: result : true
lola: Created skeleton in 2.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 15 (type SKEL/FNDP) for 3 SharedMemory-COL-000100-ReachabilityCardinality-15
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 16 (type SKEL/EQUN) for 3 SharedMemory-COL-000100-ReachabilityCardinality-15
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 18 (type SKEL/SRCH) for 3 SharedMemory-COL-000100-ReachabilityCardinality-15
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 19 (type SKEL/SRCH) for 3 SharedMemory-COL-000100-ReachabilityCardinality-15
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 18 (type SKEL/SRCH) for SharedMemory-COL-000100-ReachabilityCardinality-15
lola: result : true
lola: markings : 45
lola: fired transitions : 44
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 15 (type FNDP) for SharedMemory-COL-000100-ReachabilityCardinality-15 (obsolete)
lola: CANCELED task # 16 (type EQUN) for SharedMemory-COL-000100-ReachabilityCardinality-15 (obsolete)
lola: CANCELED task # 19 (type SRCH) for SharedMemory-COL-000100-ReachabilityCardinality-15 (obsolete)
lola: FINISHED task # 15 (type SKEL/FNDP) for SharedMemory-COL-000100-ReachabilityCardinality-15
lola: result : true
lola: fired transitions : 43
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
sara: try reading problem file /home/mcc/execution/370/ReachabilityCardinality-16.sara.
lola: FINISHED task # 16 (type SKEL/EQUN) for SharedMemory-COL-000100-ReachabilityCardinality-15
lola: result : true
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000100-ReachabilityCardinality-10: EF 0 0 0 0 3 0 0 2
SharedMemory-COL-000100-ReachabilityCardinality-15: AG 0 0 0 0 3 0 0 2
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 155 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 2
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000100-ReachabilityCardinality-10: EF 0 0 0 0 3 0 0 2
SharedMemory-COL-000100-ReachabilityCardinality-15: AG 0 0 0 0 3 0 0 2
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 160 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 2
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000100-ReachabilityCardinality-10: EF 0 0 0 0 3 0 0 2
SharedMemory-COL-000100-ReachabilityCardinality-15: AG 0 0 0 0 3 0 0 2
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 165 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 2
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000100-ReachabilityCardinality-10: EF 0 0 0 0 3 0 0 2
SharedMemory-COL-000100-ReachabilityCardinality-15: AG 0 0 0 0 3 0 0 2
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 170 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 2
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000100-ReachabilityCardinality-10: EF 0 0 0 0 3 0 0 2
SharedMemory-COL-000100-ReachabilityCardinality-15: AG 0 0 0 0 3 0 0 2
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 175 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 2
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000100-ReachabilityCardinality-10: EF 0 0 0 0 3 0 0 2
SharedMemory-COL-000100-ReachabilityCardinality-15: AG 0 0 0 0 3 0 0 2
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 180 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 2
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000100-ReachabilityCardinality-10: EF 0 0 0 0 3 0 0 2
SharedMemory-COL-000100-ReachabilityCardinality-15: AG 0 0 0 0 3 0 0 2
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 185 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 2
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000100-ReachabilityCardinality-10: EF 0 0 0 0 3 0 0 2
SharedMemory-COL-000100-ReachabilityCardinality-15: AG 0 0 0 0 3 0 0 2
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 190 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 2
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 26 (type EXCL) for 3 SharedMemory-COL-000100-ReachabilityCardinality-15
lola: time limit : 1703 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 22 (type FNDP) for 3 SharedMemory-COL-000100-ReachabilityCardinality-15
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 23 (type EQUN) for 3 SharedMemory-COL-000100-ReachabilityCardinality-15
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 25 (type SRCH) for 3 SharedMemory-COL-000100-ReachabilityCardinality-15
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000100-ReachabilityCardinality-10: EF 0 0 0 0 3 0 0 2
SharedMemory-COL-000100-ReachabilityCardinality-15: AG 0 1 4 0 3 0 0 2
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 EF FNDP 1/1703 0/5 SharedMemory-COL-000100-ReachabilityCardinality-15 --
23 EF STEQ 1/3406 0/5 SharedMemory-COL-000100-ReachabilityCardinality-15 sara not yet started (preprocessing).
25 EF SRCH 1/3406 1/5 SharedMemory-COL-000100-ReachabilityCardinality-15 --
26 EF EXCL 1/1703 1/32 SharedMemory-COL-000100-ReachabilityCardinality-15 --
Time elapsed: 195 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 2
sara: try reading problem file /home/mcc/execution/370/ReachabilityCardinality-23.sara.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000100-ReachabilityCardinality-10: EF 0 0 0 0 3 0 0 2
SharedMemory-COL-000100-ReachabilityCardinality-15: AG 0 1 4 0 3 0 0 2
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 EF FNDP 6/1702 0/5 SharedMemory-COL-000100-ReachabilityCardinality-15 --
23 EF STEQ 6/3405 0/5 SharedMemory-COL-000100-ReachabilityCardinality-15 sara is running.
25 EF SRCH 6/3405 1/5 SharedMemory-COL-000100-ReachabilityCardinality-15 --
26 EF EXCL 6/1703 1/32 SharedMemory-COL-000100-ReachabilityCardinality-15 --
Time elapsed: 200 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 2
lola: FINISHED task # 25 (type SRCH) for SharedMemory-COL-000100-ReachabilityCardinality-15
lola: result : true
lola: markings : 45
lola: fired transitions : 44
lola: time used : 9.000000
lola: memory pages used : 1
lola: CANCELED task # 22 (type FNDP) for SharedMemory-COL-000100-ReachabilityCardinality-15 (obsolete)
lola: CANCELED task # 23 (type EQUN) for SharedMemory-COL-000100-ReachabilityCardinality-15 (obsolete)
lola: CANCELED task # 26 (type EXCL) for SharedMemory-COL-000100-ReachabilityCardinality-15 (obsolete)
lola: FINISHED task # 23 (type EQUN) for SharedMemory-COL-000100-ReachabilityCardinality-15
lola: result : unknown
lola: FINISHED task # 22 (type FNDP) for SharedMemory-COL-000100-ReachabilityCardinality-15
lola: result : true
lola: fired transitions : 43
lola: tried executions : 1
lola: time used : 9.000000
lola: memory pages used : 0
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SharedMemory-COL-000100-ReachabilityCardinality-15: AG false tandem / insertion
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000100-ReachabilityCardinality-10: EF 0 0 0 0 3 0 0 2
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 205 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 2
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SharedMemory-COL-000100-ReachabilityCardinality-15: AG false tandem / insertion
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000100-ReachabilityCardinality-10: EF 0 0 0 0 3 0 0 2
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 210 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 2
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SharedMemory-COL-000100-ReachabilityCardinality-15: AG false tandem / insertion
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000100-ReachabilityCardinality-10: EF 0 0 0 0 3 0 0 2
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 215 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 2
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SharedMemory-COL-000100-ReachabilityCardinality-15: AG false tandem / insertion
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000100-ReachabilityCardinality-10: EF 0 0 0 0 3 0 0 2
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 220 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 2
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SharedMemory-COL-000100-ReachabilityCardinality-15: AG false tandem / insertion
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000100-ReachabilityCardinality-10: EF 0 0 0 0 3 0 0 2
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 225 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 2
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SharedMemory-COL-000100-ReachabilityCardinality-15: AG false tandem / insertion
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
SharedMemory-COL-000100-ReachabilityCardinality-10: EF 0 0 0 0 3 0 0 2
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 230 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 2
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 32 (type EXCL) for 0 SharedMemory-COL-000100-ReachabilityCardinality-10
lola: time limit : 3365 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 28 (type FNDP) for 0 SharedMemory-COL-000100-ReachabilityCardinality-10
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 29 (type EQUN) for 0 SharedMemory-COL-000100-ReachabilityCardinality-10
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 31 (type SRCH) for 0 SharedMemory-COL-000100-ReachabilityCardinality-10
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 32 (type EXCL) for SharedMemory-COL-000100-ReachabilityCardinality-10
lola: result : true
lola: markings : 59
lola: fired transitions : 58
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 28 (type FNDP) for SharedMemory-COL-000100-ReachabilityCardinality-10 (obsolete)
lola: CANCELED task # 29 (type EQUN) for SharedMemory-COL-000100-ReachabilityCardinality-10 (obsolete)
lola: CANCELED task # 31 (type SRCH) for SharedMemory-COL-000100-ReachabilityCardinality-10 (obsolete)
lola: Portfolio finished: no open formulas
FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
SharedMemory-COL-000100-ReachabilityCardinality-10: EF true tandem / relaxed
SharedMemory-COL-000100-ReachabilityCardinality-15: AG false tandem / insertion
Time elapsed: 235 secs. Pages in use: 2
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="SharedMemory-COL-000100"
export BK_EXAMINATION="ReachabilityCardinality"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is SharedMemory-COL-000100, examination is ReachabilityCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r359-smll-167891809200582"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/SharedMemory-COL-000100.tgz
mv SharedMemory-COL-000100 execution
cd execution
if [ "ReachabilityCardinality" = "ReachabilityDeadlock" ] || [ "ReachabilityCardinality" = "UpperBounds" ] || [ "ReachabilityCardinality" = "QuasiLiveness" ] || [ "ReachabilityCardinality" = "StableMarking" ] || [ "ReachabilityCardinality" = "Liveness" ] || [ "ReachabilityCardinality" = "OneSafe" ] || [ "ReachabilityCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "ReachabilityCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "ReachabilityCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "ReachabilityCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property ReachabilityCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "ReachabilityCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "ReachabilityCardinality" = "ReachabilityDeadlock" ] || [ "ReachabilityCardinality" = "QuasiLiveness" ] || [ "ReachabilityCardinality" = "StableMarking" ] || [ "ReachabilityCardinality" = "Liveness" ] || [ "ReachabilityCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME ReachabilityCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;