About the Execution of LoLa+red for RwMutex-PT-r0010w0050
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 16224.712 | 125126.00 | 229636.00 | 11802.20 | FTFFTFT?T?????FT | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2023-input.r359-smll-167891808500121.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
....................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is RwMutex-PT-r0010w0050, examination is CTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r359-smll-167891808500121
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 476K
-rw-r--r-- 1 mcc users 5.3K Feb 25 22:50 CTLCardinality.txt
-rw-r--r-- 1 mcc users 51K Feb 25 22:50 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.0K Feb 25 22:48 CTLFireability.txt
-rw-r--r-- 1 mcc users 44K Feb 25 22:48 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:41 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.5K Jan 29 11:41 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.6K Feb 25 16:48 LTLCardinality.txt
-rw-r--r-- 1 mcc users 25K Feb 25 16:48 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.3K Feb 25 16:48 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K Feb 25 16:48 LTLFireability.xml
-rw-r--r-- 1 mcc users 7.9K Feb 25 22:51 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 77K Feb 25 22:51 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 8.4K Feb 25 22:50 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 74K Feb 25 22:50 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.7K Feb 25 16:48 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Feb 25 16:48 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 equiv_col
-rw-r--r-- 1 mcc users 11 Mar 5 18:23 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 iscolored
-rw-r--r-- 1 mcc users 95K Mar 5 18:23 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME RwMutex-PT-r0010w0050-CTLCardinality-00
FORMULA_NAME RwMutex-PT-r0010w0050-CTLCardinality-01
FORMULA_NAME RwMutex-PT-r0010w0050-CTLCardinality-02
FORMULA_NAME RwMutex-PT-r0010w0050-CTLCardinality-03
FORMULA_NAME RwMutex-PT-r0010w0050-CTLCardinality-04
FORMULA_NAME RwMutex-PT-r0010w0050-CTLCardinality-05
FORMULA_NAME RwMutex-PT-r0010w0050-CTLCardinality-06
FORMULA_NAME RwMutex-PT-r0010w0050-CTLCardinality-07
FORMULA_NAME RwMutex-PT-r0010w0050-CTLCardinality-08
FORMULA_NAME RwMutex-PT-r0010w0050-CTLCardinality-09
FORMULA_NAME RwMutex-PT-r0010w0050-CTLCardinality-10
FORMULA_NAME RwMutex-PT-r0010w0050-CTLCardinality-11
FORMULA_NAME RwMutex-PT-r0010w0050-CTLCardinality-12
FORMULA_NAME RwMutex-PT-r0010w0050-CTLCardinality-13
FORMULA_NAME RwMutex-PT-r0010w0050-CTLCardinality-14
FORMULA_NAME RwMutex-PT-r0010w0050-CTLCardinality-15
=== Now, execution of the tool begins
BK_START 1678997508649
bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLCardinality
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=RwMutex-PT-r0010w0050
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-16 20:11:52] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLCardinality, -timeout, 360, -rebuildPNML]
[2023-03-16 20:11:52] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-16 20:11:52] [INFO ] Load time of PNML (sax parser for PT used): 141 ms
[2023-03-16 20:11:52] [INFO ] Transformed 130 places.
[2023-03-16 20:11:52] [INFO ] Transformed 120 transitions.
[2023-03-16 20:11:52] [INFO ] Found NUPN structural information;
[2023-03-16 20:11:52] [INFO ] Parsed PT model containing 130 places and 120 transitions and 1260 arcs in 306 ms.
Parsed 16 properties from file /home/mcc/execution/CTLCardinality.xml in 21 ms.
Initial state reduction rules removed 3 formulas.
FORMULA RwMutex-PT-r0010w0050-CTLCardinality-01 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA RwMutex-PT-r0010w0050-CTLCardinality-02 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA RwMutex-PT-r0010w0050-CTLCardinality-03 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA RwMutex-PT-r0010w0050-CTLCardinality-08 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA RwMutex-PT-r0010w0050-CTLCardinality-14 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
Support contains 41 out of 130 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 130/130 places, 120/120 transitions.
Applied a total of 0 rules in 35 ms. Remains 130 /130 variables (removed 0) and now considering 120/120 (removed 0) transitions.
// Phase 1: matrix 120 rows 130 cols
[2023-03-16 20:11:53] [INFO ] Computed 70 place invariants in 30 ms
[2023-03-16 20:11:53] [INFO ] Implicit Places using invariants in 615 ms returned [12, 23, 34, 36, 39, 41, 42, 43, 44, 45, 46, 47, 51, 53, 54, 56, 58, 59, 61, 62, 63, 64, 65, 66, 69, 70, 71, 73, 79, 80, 81, 83, 84, 85, 86, 97, 119]
Discarding 37 places :
Implicit Place search using SMT only with invariants took 677 ms to find 37 implicit places.
Starting structural reductions in LTL mode, iteration 1 : 93/130 places, 120/120 transitions.
Discarding 20 places :
Symmetric choice reduction at 0 with 20 rule applications. Total rules 20 place count 73 transition count 100
Iterating global reduction 0 with 20 rules applied. Total rules applied 40 place count 73 transition count 100
Ensure Unique test removed 20 transitions
Reduce isomorphic transitions removed 20 transitions.
Iterating post reduction 0 with 20 rules applied. Total rules applied 60 place count 73 transition count 80
Applied a total of 60 rules in 10 ms. Remains 73 /93 variables (removed 20) and now considering 80/120 (removed 40) transitions.
// Phase 1: matrix 80 rows 73 cols
[2023-03-16 20:11:53] [INFO ] Computed 33 place invariants in 2 ms
[2023-03-16 20:11:53] [INFO ] Implicit Places using invariants in 69 ms returned []
[2023-03-16 20:11:53] [INFO ] Invariant cache hit.
[2023-03-16 20:11:53] [INFO ] Implicit Places using invariants and state equation in 131 ms returned []
Implicit Place search using SMT with State Equation took 203 ms to find 0 implicit places.
Starting structural reductions in LTL mode, iteration 2 : 73/130 places, 80/120 transitions.
Finished structural reductions in LTL mode , in 2 iterations and 925 ms. Remains : 73/130 places, 80/120 transitions.
Support contains 41 out of 73 places after structural reductions.
[2023-03-16 20:11:54] [INFO ] Flatten gal took : 65 ms
[2023-03-16 20:11:54] [INFO ] Flatten gal took : 28 ms
[2023-03-16 20:11:54] [INFO ] Input system was already deterministic with 80 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 1372 ms. (steps per millisecond=7 ) properties (out of 28) seen :26
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 31 ms. (steps per millisecond=322 ) properties (out of 2) seen :1
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 29 ms. (steps per millisecond=344 ) properties (out of 1) seen :0
Running SMT prover for 1 properties.
[2023-03-16 20:11:55] [INFO ] Invariant cache hit.
[2023-03-16 20:11:55] [INFO ] [Real]Absence check using 33 positive place invariants in 21 ms returned sat
[2023-03-16 20:11:55] [INFO ] After 102ms SMT Verify possible using all constraints in real domain returned unsat :1 sat :0
Fused 1 Parikh solutions to 0 different solutions.
Parikh walk visited 0 properties in 1 ms.
Successfully simplified 1 atomic propositions for a total of 8 simplifications.
[2023-03-16 20:11:55] [INFO ] Flatten gal took : 23 ms
[2023-03-16 20:11:55] [INFO ] Flatten gal took : 23 ms
[2023-03-16 20:11:55] [INFO ] Input system was already deterministic with 80 transitions.
Computed a total of 0 stabilizing places and 0 stable transitions
Starting structural reductions in LTL mode, iteration 0 : 73/73 places, 80/80 transitions.
Discarding 9 places :
Symmetric choice reduction at 0 with 9 rule applications. Total rules 9 place count 64 transition count 71
Iterating global reduction 0 with 9 rules applied. Total rules applied 18 place count 64 transition count 71
Ensure Unique test removed 9 transitions
Reduce isomorphic transitions removed 9 transitions.
Iterating post reduction 0 with 9 rules applied. Total rules applied 27 place count 64 transition count 62
Applied a total of 27 rules in 11 ms. Remains 64 /73 variables (removed 9) and now considering 62/80 (removed 18) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 11 ms. Remains : 64/73 places, 62/80 transitions.
[2023-03-16 20:11:55] [INFO ] Flatten gal took : 15 ms
[2023-03-16 20:11:55] [INFO ] Flatten gal took : 15 ms
[2023-03-16 20:11:55] [INFO ] Input system was already deterministic with 62 transitions.
Starting structural reductions in LTL mode, iteration 0 : 73/73 places, 80/80 transitions.
Discarding 9 places :
Symmetric choice reduction at 0 with 9 rule applications. Total rules 9 place count 64 transition count 71
Iterating global reduction 0 with 9 rules applied. Total rules applied 18 place count 64 transition count 71
Ensure Unique test removed 9 transitions
Reduce isomorphic transitions removed 9 transitions.
Iterating post reduction 0 with 9 rules applied. Total rules applied 27 place count 64 transition count 62
Applied a total of 27 rules in 10 ms. Remains 64 /73 variables (removed 9) and now considering 62/80 (removed 18) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 10 ms. Remains : 64/73 places, 62/80 transitions.
[2023-03-16 20:11:56] [INFO ] Flatten gal took : 14 ms
[2023-03-16 20:11:56] [INFO ] Flatten gal took : 15 ms
[2023-03-16 20:11:56] [INFO ] Input system was already deterministic with 62 transitions.
Starting structural reductions in LTL mode, iteration 0 : 73/73 places, 80/80 transitions.
Discarding 7 places :
Symmetric choice reduction at 0 with 7 rule applications. Total rules 7 place count 66 transition count 73
Iterating global reduction 0 with 7 rules applied. Total rules applied 14 place count 66 transition count 73
Ensure Unique test removed 7 transitions
Reduce isomorphic transitions removed 7 transitions.
Iterating post reduction 0 with 7 rules applied. Total rules applied 21 place count 66 transition count 66
Applied a total of 21 rules in 9 ms. Remains 66 /73 variables (removed 7) and now considering 66/80 (removed 14) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 9 ms. Remains : 66/73 places, 66/80 transitions.
[2023-03-16 20:11:56] [INFO ] Flatten gal took : 16 ms
[2023-03-16 20:11:56] [INFO ] Flatten gal took : 15 ms
[2023-03-16 20:11:56] [INFO ] Input system was already deterministic with 66 transitions.
Starting structural reductions in LTL mode, iteration 0 : 73/73 places, 80/80 transitions.
Discarding 9 places :
Symmetric choice reduction at 0 with 9 rule applications. Total rules 9 place count 64 transition count 71
Iterating global reduction 0 with 9 rules applied. Total rules applied 18 place count 64 transition count 71
Ensure Unique test removed 9 transitions
Reduce isomorphic transitions removed 9 transitions.
Iterating post reduction 0 with 9 rules applied. Total rules applied 27 place count 64 transition count 62
Applied a total of 27 rules in 9 ms. Remains 64 /73 variables (removed 9) and now considering 62/80 (removed 18) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 9 ms. Remains : 64/73 places, 62/80 transitions.
[2023-03-16 20:11:56] [INFO ] Flatten gal took : 12 ms
[2023-03-16 20:11:56] [INFO ] Flatten gal took : 12 ms
[2023-03-16 20:11:56] [INFO ] Input system was already deterministic with 62 transitions.
Starting structural reductions in LTL mode, iteration 0 : 73/73 places, 80/80 transitions.
Discarding 4 places :
Symmetric choice reduction at 0 with 4 rule applications. Total rules 4 place count 69 transition count 76
Iterating global reduction 0 with 4 rules applied. Total rules applied 8 place count 69 transition count 76
Ensure Unique test removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Iterating post reduction 0 with 4 rules applied. Total rules applied 12 place count 69 transition count 72
Applied a total of 12 rules in 6 ms. Remains 69 /73 variables (removed 4) and now considering 72/80 (removed 8) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 7 ms. Remains : 69/73 places, 72/80 transitions.
[2023-03-16 20:11:56] [INFO ] Flatten gal took : 14 ms
[2023-03-16 20:11:56] [INFO ] Flatten gal took : 14 ms
[2023-03-16 20:11:56] [INFO ] Input system was already deterministic with 72 transitions.
Starting structural reductions in LTL mode, iteration 0 : 73/73 places, 80/80 transitions.
Discarding 9 places :
Symmetric choice reduction at 0 with 9 rule applications. Total rules 9 place count 64 transition count 71
Iterating global reduction 0 with 9 rules applied. Total rules applied 18 place count 64 transition count 71
Ensure Unique test removed 9 transitions
Reduce isomorphic transitions removed 9 transitions.
Iterating post reduction 0 with 9 rules applied. Total rules applied 27 place count 64 transition count 62
Applied a total of 27 rules in 8 ms. Remains 64 /73 variables (removed 9) and now considering 62/80 (removed 18) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 8 ms. Remains : 64/73 places, 62/80 transitions.
[2023-03-16 20:11:56] [INFO ] Flatten gal took : 13 ms
[2023-03-16 20:11:56] [INFO ] Flatten gal took : 11 ms
[2023-03-16 20:11:56] [INFO ] Input system was already deterministic with 62 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 73/73 places, 80/80 transitions.
Graph (trivial) has 14 edges and 73 vertex of which 14 / 73 are part of one of the 7 SCC in 5 ms
Free SCC test removed 7 places
Ensure Unique test removed 7 transitions
Reduce isomorphic transitions removed 7 transitions.
Drop transitions removed 32 transitions
Trivial Post-agglo rules discarded 32 transitions
Performed 32 trivial Post agglomeration. Transition count delta: 32
Iterating post reduction 0 with 32 rules applied. Total rules applied 33 place count 66 transition count 41
Reduce places removed 54 places and 0 transitions.
Ensure Unique test removed 28 transitions
Reduce isomorphic transitions removed 28 transitions.
Iterating post reduction 1 with 82 rules applied. Total rules applied 115 place count 12 transition count 13
Drop transitions removed 1 transitions
Redundant transition composition rules discarded 1 transitions
Iterating global reduction 2 with 1 rules applied. Total rules applied 116 place count 12 transition count 12
Applied a total of 116 rules in 21 ms. Remains 12 /73 variables (removed 61) and now considering 12/80 (removed 68) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 22 ms. Remains : 12/73 places, 12/80 transitions.
[2023-03-16 20:11:56] [INFO ] Flatten gal took : 2 ms
[2023-03-16 20:11:56] [INFO ] Flatten gal took : 1 ms
[2023-03-16 20:11:56] [INFO ] Input system was already deterministic with 12 transitions.
Starting structural reductions in LTL mode, iteration 0 : 73/73 places, 80/80 transitions.
Discarding 9 places :
Symmetric choice reduction at 0 with 9 rule applications. Total rules 9 place count 64 transition count 71
Iterating global reduction 0 with 9 rules applied. Total rules applied 18 place count 64 transition count 71
Ensure Unique test removed 9 transitions
Reduce isomorphic transitions removed 9 transitions.
Iterating post reduction 0 with 9 rules applied. Total rules applied 27 place count 64 transition count 62
Applied a total of 27 rules in 6 ms. Remains 64 /73 variables (removed 9) and now considering 62/80 (removed 18) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 6 ms. Remains : 64/73 places, 62/80 transitions.
[2023-03-16 20:11:56] [INFO ] Flatten gal took : 8 ms
[2023-03-16 20:11:56] [INFO ] Flatten gal took : 9 ms
[2023-03-16 20:11:56] [INFO ] Input system was already deterministic with 62 transitions.
Starting structural reductions in LTL mode, iteration 0 : 73/73 places, 80/80 transitions.
Discarding 7 places :
Symmetric choice reduction at 0 with 7 rule applications. Total rules 7 place count 66 transition count 73
Iterating global reduction 0 with 7 rules applied. Total rules applied 14 place count 66 transition count 73
Ensure Unique test removed 7 transitions
Reduce isomorphic transitions removed 7 transitions.
Iterating post reduction 0 with 7 rules applied. Total rules applied 21 place count 66 transition count 66
Applied a total of 21 rules in 6 ms. Remains 66 /73 variables (removed 7) and now considering 66/80 (removed 14) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 6 ms. Remains : 66/73 places, 66/80 transitions.
[2023-03-16 20:11:56] [INFO ] Flatten gal took : 10 ms
[2023-03-16 20:11:56] [INFO ] Flatten gal took : 9 ms
[2023-03-16 20:11:56] [INFO ] Input system was already deterministic with 66 transitions.
Starting structural reductions in LTL mode, iteration 0 : 73/73 places, 80/80 transitions.
Discarding 9 places :
Symmetric choice reduction at 0 with 9 rule applications. Total rules 9 place count 64 transition count 71
Iterating global reduction 0 with 9 rules applied. Total rules applied 18 place count 64 transition count 71
Ensure Unique test removed 9 transitions
Reduce isomorphic transitions removed 9 transitions.
Iterating post reduction 0 with 9 rules applied. Total rules applied 27 place count 64 transition count 62
Applied a total of 27 rules in 5 ms. Remains 64 /73 variables (removed 9) and now considering 62/80 (removed 18) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 5 ms. Remains : 64/73 places, 62/80 transitions.
[2023-03-16 20:11:56] [INFO ] Flatten gal took : 9 ms
[2023-03-16 20:11:56] [INFO ] Flatten gal took : 8 ms
[2023-03-16 20:11:56] [INFO ] Input system was already deterministic with 62 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 73/73 places, 80/80 transitions.
Graph (trivial) has 12 edges and 73 vertex of which 12 / 73 are part of one of the 6 SCC in 0 ms
Free SCC test removed 6 places
Ensure Unique test removed 6 transitions
Reduce isomorphic transitions removed 6 transitions.
Drop transitions removed 3 transitions
Trivial Post-agglo rules discarded 3 transitions
Performed 3 trivial Post agglomeration. Transition count delta: 3
Iterating post reduction 0 with 3 rules applied. Total rules applied 4 place count 67 transition count 71
Reduce places removed 6 places and 0 transitions.
Iterating post reduction 1 with 6 rules applied. Total rules applied 10 place count 61 transition count 71
Discarding 9 places :
Symmetric choice reduction at 2 with 9 rule applications. Total rules 19 place count 52 transition count 62
Iterating global reduction 2 with 9 rules applied. Total rules applied 28 place count 52 transition count 62
Ensure Unique test removed 9 transitions
Reduce isomorphic transitions removed 9 transitions.
Iterating post reduction 2 with 9 rules applied. Total rules applied 37 place count 52 transition count 53
Applied a total of 37 rules in 19 ms. Remains 52 /73 variables (removed 21) and now considering 53/80 (removed 27) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 19 ms. Remains : 52/73 places, 53/80 transitions.
[2023-03-16 20:11:56] [INFO ] Flatten gal took : 7 ms
[2023-03-16 20:11:56] [INFO ] Flatten gal took : 8 ms
[2023-03-16 20:11:56] [INFO ] Input system was already deterministic with 53 transitions.
Finished random walk after 1 steps, including 0 resets, run visited all 1 properties in 1 ms. (steps per millisecond=1 )
FORMULA RwMutex-PT-r0010w0050-CTLCardinality-15 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
[2023-03-16 20:11:56] [INFO ] Flatten gal took : 11 ms
[2023-03-16 20:11:56] [INFO ] Flatten gal took : 11 ms
[2023-03-16 20:11:56] [INFO ] Export to MCC of 10 properties in file /home/mcc/execution/CTLCardinality.sr.xml took 3 ms.
[2023-03-16 20:11:56] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 73 places, 80 transitions and 746 arcs took 3 ms.
Total runtime 4158 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT RwMutex-PT-r0010w0050
BK_EXAMINATION: CTLCardinality
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/371
FORMULA RwMutex-PT-r0010w0050-CTLCardinality-04 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA RwMutex-PT-r0010w0050-CTLCardinality-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA RwMutex-PT-r0010w0050-CTLCardinality-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA RwMutex-PT-r0010w0050-CTLCardinality-06 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1678997633775
--------------------
content from stderr:
+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ perl -pe 's/.*\.//g'
++ sed s/.jar//
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLCardinality -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/371/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/371/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/371/CTLCardinality.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:129
lola: rewrite Frontend/Parser/formula_rewrite.k:451
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:129
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:138
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:138
lola: rewrite Frontend/Parser/formula_rewrite.k:199
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:129
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:129
lola: Created skeleton in 1.000000 secs.
lola: NOTDEADLOCKFREE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: NOTDEADLOCKFREE
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: LAUNCH INITIAL
lola: LAUNCH task # 4 (type CNST) for 3 RwMutex-PT-r0010w0050-CTLCardinality-04
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: FINISHED task # 4 (type CNST) for RwMutex-PT-r0010w0050-CTLCardinality-04
lola: result : true
lola: rewrite Frontend/Parser/formula_rewrite.k:715
lola: LAUNCH task # 1 (type EXCL) for 0 RwMutex-PT-r0010w0050-CTLCardinality-00
lola: time limit : 399 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: FINISHED task # 1 (type EXCL) for RwMutex-PT-r0010w0050-CTLCardinality-00
lola: result : false
lola: markings : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 7 (type EXCL) for 6 RwMutex-PT-r0010w0050-CTLCardinality-05
lola: time limit : 449 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 32 (type FNDP) for 27 RwMutex-PT-r0010w0050-CTLCardinality-13
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: FINISHED task # 7 (type EXCL) for RwMutex-PT-r0010w0050-CTLCardinality-05
lola: result : false
lola: markings : 45
lola: fired transitions : 73
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 10 (type EXCL) for 9 RwMutex-PT-r0010w0050-CTLCardinality-06
lola: time limit : 514 sec
lola: memory limit: 32 pages
lola: FINISHED task # 10 (type EXCL) for RwMutex-PT-r0010w0050-CTLCardinality-06
lola: result : true
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 31 (type EXCL) for 27 RwMutex-PT-r0010w0050-CTLCardinality-13
lola: time limit : 599 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:812
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0010w0050-CTLCardinality-00: EXEG false state space /EXEG
RwMutex-PT-r0010w0050-CTLCardinality-04: INITIAL true preprocessing
RwMutex-PT-r0010w0050-CTLCardinality-05: CTL false CTL model checker
RwMutex-PT-r0010w0050-CTLCardinality-06: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0010w0050-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w0050-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w0050-CTLCardinality-10: EG 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w0050-CTLCardinality-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w0050-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w0050-CTLCardinality-13: AG NODL 0 0 2 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 EF DL EXCL 5/599 1/32 RwMutex-PT-r0010w0050-CTLCardinality-13 25686403 m, 5137280 m/sec, 25686402 t fired, .
32 EF DL FNDP 5/3599 0/5 RwMutex-PT-r0010w0050-CTLCardinality-13 71768266 t fired, 72 attempts, .
Time elapsed: 6 secs. Pages in use: 1
# running tasks: 2 of 4 Visible: 10
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0010w0050-CTLCardinality-00: EXEG false state space /EXEG
RwMutex-PT-r0010w0050-CTLCardinality-04: INITIAL true preprocessing
RwMutex-PT-r0010w0050-CTLCardinality-05: CTL false CTL model checker
RwMutex-PT-r0010w0050-CTLCardinality-06: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0010w0050-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w0050-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w0050-CTLCardinality-10: EG 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w0050-CTLCardinality-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w0050-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w0050-CTLCardinality-13: AG NODL 0 0 2 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 EF DL EXCL 10/599 1/32 RwMutex-PT-r0010w0050-CTLCardinality-13 53973849 m, 5657489 m/sec, 53973848 t fired, .
32 EF DL FNDP 10/3599 0/5 RwMutex-PT-r0010w0050-CTLCardinality-13 146921705 t fired, 147 attempts, .
Time elapsed: 11 secs. Pages in use: 1
# running tasks: 2 of 4 Visible: 10
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0010w0050-CTLCardinality-00: EXEG false state space /EXEG
RwMutex-PT-r0010w0050-CTLCardinality-04: INITIAL true preprocessing
RwMutex-PT-r0010w0050-CTLCardinality-05: CTL false CTL model checker
RwMutex-PT-r0010w0050-CTLCardinality-06: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0010w0050-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w0050-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w0050-CTLCardinality-10: EG 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w0050-CTLCardinality-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w0050-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w0050-CTLCardinality-13: AG NODL 0 0 2 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 EF DL EXCL 15/599 1/32 RwMutex-PT-r0010w0050-CTLCardinality-13 83645232 m, 5934276 m/sec, 83645232 t fired, .
32 EF DL FNDP 15/3599 0/5 RwMutex-PT-r0010w0050-CTLCardinality-13 221250758 t fired, 222 attempts, .
Time elapsed: 16 secs. Pages in use: 1
# running tasks: 2 of 4 Visible: 10
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0010w0050-CTLCardinality-00: EXEG false state space /EXEG
RwMutex-PT-r0010w0050-CTLCardinality-04: INITIAL true preprocessing
RwMutex-PT-r0010w0050-CTLCardinality-05: CTL false CTL model checker
RwMutex-PT-r0010w0050-CTLCardinality-06: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0010w0050-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w0050-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w0050-CTLCardinality-10: EG 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w0050-CTLCardinality-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w0050-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w0050-CTLCardinality-13: AG NODL 0 0 2 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 EF DL EXCL 20/599 1/32 RwMutex-PT-r0010w0050-CTLCardinality-13 113148313 m, 5900616 m/sec, 113148313 t fired, .
32 EF DL FNDP 20/3599 0/5 RwMutex-PT-r0010w0050-CTLCardinality-13 291711439 t fired, 292 attempts, .
Time elapsed: 21 secs. Pages in use: 1
# running tasks: 2 of 4 Visible: 10
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0010w0050-CTLCardinality-00: EXEG false state space /EXEG
RwMutex-PT-r0010w0050-CTLCardinality-04: INITIAL true preprocessing
RwMutex-PT-r0010w0050-CTLCardinality-05: CTL false CTL model checker
RwMutex-PT-r0010w0050-CTLCardinality-06: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0010w0050-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w0050-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w0050-CTLCardinality-10: EG 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w0050-CTLCardinality-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w0050-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w0050-CTLCardinality-13: AG NODL 0 0 2 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 EF DL EXCL 25/599 1/32 RwMutex-PT-r0010w0050-CTLCardinality-13 142486982 m, 5867733 m/sec, 142486981 t fired, .
32 EF DL FNDP 25/3599 0/5 RwMutex-PT-r0010w0050-CTLCardinality-13 365302594 t fired, 366 attempts, .
Time elapsed: 26 secs. Pages in use: 1
# running tasks: 2 of 4 Visible: 10
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0010w0050-CTLCardinality-00: EXEG false state space /EXEG
RwMutex-PT-r0010w0050-CTLCardinality-04: INITIAL true preprocessing
RwMutex-PT-r0010w0050-CTLCardinality-05: CTL false CTL model checker
RwMutex-PT-r0010w0050-CTLCardinality-06: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0010w0050-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w0050-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w0050-CTLCardinality-10: EG 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w0050-CTLCardinality-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w0050-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w0050-CTLCardinality-13: AG NODL 0 0 2 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 EF DL EXCL 30/599 1/32 RwMutex-PT-r0010w0050-CTLCardinality-13 170161816 m, 5534966 m/sec, 170161815 t fired, .
32 EF DL FNDP 30/3599 0/5 RwMutex-PT-r0010w0050-CTLCardinality-13 440871278 t fired, 441 attempts, .
Time elapsed: 31 secs. Pages in use: 1
# running tasks: 2 of 4 Visible: 10
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0010w0050-CTLCardinality-00: EXEG false state space /EXEG
RwMutex-PT-r0010w0050-CTLCardinality-04: INITIAL true preprocessing
RwMutex-PT-r0010w0050-CTLCardinality-05: CTL false CTL model checker
RwMutex-PT-r0010w0050-CTLCardinality-06: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0010w0050-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w0050-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w0050-CTLCardinality-10: EG 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w0050-CTLCardinality-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w0050-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w0050-CTLCardinality-13: AG NODL 0 0 2 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 EF DL EXCL 35/599 1/32 RwMutex-PT-r0010w0050-CTLCardinality-13 199603967 m, 5888430 m/sec, 199603967 t fired, .
32 EF DL FNDP 35/3599 0/5 RwMutex-PT-r0010w0050-CTLCardinality-13 518030288 t fired, 519 attempts, .
Time elapsed: 36 secs. Pages in use: 1
# running tasks: 2 of 4 Visible: 10
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0010w0050-CTLCardinality-00: EXEG false state space /EXEG
RwMutex-PT-r0010w0050-CTLCardinality-04: INITIAL true preprocessing
RwMutex-PT-r0010w0050-CTLCardinality-05: CTL false CTL model checker
RwMutex-PT-r0010w0050-CTLCardinality-06: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0010w0050-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w0050-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w0050-CTLCardinality-10: EG 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w0050-CTLCardinality-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w0050-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w0050-CTLCardinality-13: AG NODL 0 0 2 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 EF DL EXCL 40/599 1/32 RwMutex-PT-r0010w0050-CTLCardinality-13 225323178 m, 5143842 m/sec, 225323177 t fired, .
32 EF DL FNDP 40/3599 0/5 RwMutex-PT-r0010w0050-CTLCardinality-13 593861078 t fired, 594 attempts, .
Time elapsed: 41 secs. Pages in use: 1
# running tasks: 2 of 4 Visible: 10
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0010w0050-CTLCardinality-00: EXEG false state space /EXEG
RwMutex-PT-r0010w0050-CTLCardinality-04: INITIAL true preprocessing
RwMutex-PT-r0010w0050-CTLCardinality-05: CTL false CTL model checker
RwMutex-PT-r0010w0050-CTLCardinality-06: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0010w0050-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w0050-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w0050-CTLCardinality-10: EG 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w0050-CTLCardinality-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w0050-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w0050-CTLCardinality-13: AG NODL 0 0 2 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 EF DL EXCL 45/599 1/32 RwMutex-PT-r0010w0050-CTLCardinality-13 253581025 m, 5651569 m/sec, 253581024 t fired, .
32 EF DL FNDP 45/3599 0/5 RwMutex-PT-r0010w0050-CTLCardinality-13 663217839 t fired, 664 attempts, .
Time elapsed: 46 secs. Pages in use: 1
# running tasks: 2 of 4 Visible: 10
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0010w0050-CTLCardinality-00: EXEG false state space /EXEG
RwMutex-PT-r0010w0050-CTLCardinality-04: INITIAL true preprocessing
RwMutex-PT-r0010w0050-CTLCardinality-05: CTL false CTL model checker
RwMutex-PT-r0010w0050-CTLCardinality-06: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0010w0050-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w0050-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w0050-CTLCardinality-10: EG 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w0050-CTLCardinality-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w0050-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w0050-CTLCardinality-13: AG NODL 0 0 2 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 EF DL EXCL 50/599 1/32 RwMutex-PT-r0010w0050-CTLCardinality-13 282146138 m, 5713022 m/sec, 282146137 t fired, .
32 EF DL FNDP 50/3599 0/5 RwMutex-PT-r0010w0050-CTLCardinality-13 739357170 t fired, 740 attempts, .
Time elapsed: 51 secs. Pages in use: 1
# running tasks: 2 of 4 Visible: 10
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0010w0050-CTLCardinality-00: EXEG false state space /EXEG
RwMutex-PT-r0010w0050-CTLCardinality-04: INITIAL true preprocessing
RwMutex-PT-r0010w0050-CTLCardinality-05: CTL false CTL model checker
RwMutex-PT-r0010w0050-CTLCardinality-06: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0010w0050-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w0050-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w0050-CTLCardinality-10: EG 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w0050-CTLCardinality-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w0050-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w0050-CTLCardinality-13: AG NODL 0 0 2 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 EF DL EXCL 55/599 1/32 RwMutex-PT-r0010w0050-CTLCardinality-13 311771409 m, 5925054 m/sec, 311771409 t fired, .
32 EF DL FNDP 55/3599 0/5 RwMutex-PT-r0010w0050-CTLCardinality-13 813485867 t fired, 814 attempts, .
Time elapsed: 56 secs. Pages in use: 1
# running tasks: 2 of 4 Visible: 10
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0010w0050-CTLCardinality-00: EXEG false state space /EXEG
RwMutex-PT-r0010w0050-CTLCardinality-04: INITIAL true preprocessing
RwMutex-PT-r0010w0050-CTLCardinality-05: CTL false CTL model checker
RwMutex-PT-r0010w0050-CTLCardinality-06: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0010w0050-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w0050-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w0050-CTLCardinality-10: EG 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w0050-CTLCardinality-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w0050-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w0050-CTLCardinality-13: AG NODL 0 0 2 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 EF DL EXCL 60/599 1/32 RwMutex-PT-r0010w0050-CTLCardinality-13 340481461 m, 5742010 m/sec, 340481461 t fired, .
32 EF DL FNDP 60/3599 0/5 RwMutex-PT-r0010w0050-CTLCardinality-13 889503804 t fired, 890 attempts, .
Time elapsed: 61 secs. Pages in use: 1
# running tasks: 2 of 4 Visible: 10
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0010w0050-CTLCardinality-00: EXEG false state space /EXEG
RwMutex-PT-r0010w0050-CTLCardinality-04: INITIAL true preprocessing
RwMutex-PT-r0010w0050-CTLCardinality-05: CTL false CTL model checker
RwMutex-PT-r0010w0050-CTLCardinality-06: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0010w0050-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w0050-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w0050-CTLCardinality-10: EG 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w0050-CTLCardinality-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w0050-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w0050-CTLCardinality-13: AG NODL 0 0 2 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 EF DL EXCL 65/599 1/32 RwMutex-PT-r0010w0050-CTLCardinality-13 349411337 m, 1785975 m/sec, 349411336 t fired, .
32 EF DL FNDP 65/3599 0/5 RwMutex-PT-r0010w0050-CTLCardinality-13 952076853 t fired, 953 attempts, .
Time elapsed: 66 secs. Pages in use: 1
# running tasks: 2 of 4 Visible: 10
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0010w0050-CTLCardinality-00: EXEG false state space /EXEG
RwMutex-PT-r0010w0050-CTLCardinality-04: INITIAL true preprocessing
RwMutex-PT-r0010w0050-CTLCardinality-05: CTL false CTL model checker
RwMutex-PT-r0010w0050-CTLCardinality-06: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0010w0050-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w0050-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w0050-CTLCardinality-10: EG 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w0050-CTLCardinality-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w0050-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w0050-CTLCardinality-13: AG NODL 0 0 2 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 EF DL EXCL 70/599 1/32 RwMutex-PT-r0010w0050-CTLCardinality-13 362620953 m, 2641923 m/sec, 362620952 t fired, .
32 EF DL FNDP 70/3599 0/5 RwMutex-PT-r0010w0050-CTLCardinality-13 1008101602 t fired, 1009 attempts, .
Time elapsed: 71 secs. Pages in use: 1
# running tasks: 2 of 4 Visible: 10
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0010w0050-CTLCardinality-00: EXEG false state space /EXEG
RwMutex-PT-r0010w0050-CTLCardinality-04: INITIAL true preprocessing
RwMutex-PT-r0010w0050-CTLCardinality-05: CTL false CTL model checker
RwMutex-PT-r0010w0050-CTLCardinality-06: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0010w0050-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w0050-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w0050-CTLCardinality-10: EG 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w0050-CTLCardinality-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w0050-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w0050-CTLCardinality-13: AG NODL 0 0 2 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 EF DL EXCL 75/599 1/32 RwMutex-PT-r0010w0050-CTLCardinality-13 369104862 m, 1296781 m/sec, 369104862 t fired, .
32 EF DL FNDP 75/3599 0/5 RwMutex-PT-r0010w0050-CTLCardinality-13 1072307428 t fired, 1073 attempts, .
Time elapsed: 76 secs. Pages in use: 1
# running tasks: 2 of 4 Visible: 10
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0010w0050-CTLCardinality-00: EXEG false state space /EXEG
RwMutex-PT-r0010w0050-CTLCardinality-04: INITIAL true preprocessing
RwMutex-PT-r0010w0050-CTLCardinality-05: CTL false CTL model checker
RwMutex-PT-r0010w0050-CTLCardinality-06: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0010w0050-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w0050-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w0050-CTLCardinality-10: EG 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w0050-CTLCardinality-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w0050-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w0050-CTLCardinality-13: AG NODL 0 0 2 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 EF DL EXCL 80/599 1/32 RwMutex-PT-r0010w0050-CTLCardinality-13 375646213 m, 1308270 m/sec, 375646212 t fired, .
32 EF DL FNDP 80/3599 0/5 RwMutex-PT-r0010w0050-CTLCardinality-13 1129865317 t fired, 1130 attempts, .
Time elapsed: 81 secs. Pages in use: 1
# running tasks: 2 of 4 Visible: 10
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0010w0050-CTLCardinality-00: EXEG false state space /EXEG
RwMutex-PT-r0010w0050-CTLCardinality-04: INITIAL true preprocessing
RwMutex-PT-r0010w0050-CTLCardinality-05: CTL false CTL model checker
RwMutex-PT-r0010w0050-CTLCardinality-06: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0010w0050-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w0050-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w0050-CTLCardinality-10: EG 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w0050-CTLCardinality-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w0050-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w0050-CTLCardinality-13: AG NODL 0 0 2 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 EF DL EXCL 85/599 1/32 RwMutex-PT-r0010w0050-CTLCardinality-13 384844570 m, 1839671 m/sec, 384844569 t fired, .
32 EF DL FNDP 85/3599 0/5 RwMutex-PT-r0010w0050-CTLCardinality-13 1204099677 t fired, 1205 attempts, .
Time elapsed: 86 secs. Pages in use: 1
# running tasks: 2 of 4 Visible: 10
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0010w0050-CTLCardinality-00: EXEG false state space /EXEG
RwMutex-PT-r0010w0050-CTLCardinality-04: INITIAL true preprocessing
RwMutex-PT-r0010w0050-CTLCardinality-05: CTL false CTL model checker
RwMutex-PT-r0010w0050-CTLCardinality-06: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0010w0050-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w0050-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w0050-CTLCardinality-10: EG 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w0050-CTLCardinality-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w0050-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w0050-CTLCardinality-13: AG NODL 0 0 2 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 EF DL EXCL 93/599 1/32 RwMutex-PT-r0010w0050-CTLCardinality-13 397009148 m, 2432915 m/sec, 397009147 t fired, .
32 EF DL FNDP 93/3599 0/5 RwMutex-PT-r0010w0050-CTLCardinality-13 1297993195 t fired, 1298 attempts, .
Time elapsed: 94 secs. Pages in use: 1
# running tasks: 2 of 4 Visible: 10
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0010w0050-CTLCardinality-00: EXEG false state space /EXEG
RwMutex-PT-r0010w0050-CTLCardinality-04: INITIAL true preprocessing
RwMutex-PT-r0010w0050-CTLCardinality-05: CTL false CTL model checker
RwMutex-PT-r0010w0050-CTLCardinality-06: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0010w0050-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w0050-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w0050-CTLCardinality-10: EG 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w0050-CTLCardinality-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w0050-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w0050-CTLCardinality-13: AG NODL 0 0 2 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 EF DL EXCL 98/599 1/32 RwMutex-PT-r0010w0050-CTLCardinality-13 406559298 m, 1910030 m/sec, 406559297 t fired, .
32 EF DL FNDP 98/3599 0/5 RwMutex-PT-r0010w0050-CTLCardinality-13 1358013161 t fired, 1359 attempts, .
Time elapsed: 99 secs. Pages in use: 1
# running tasks: 2 of 4 Visible: 10
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0010w0050-CTLCardinality-00: EXEG false state space /EXEG
RwMutex-PT-r0010w0050-CTLCardinality-04: INITIAL true preprocessing
RwMutex-PT-r0010w0050-CTLCardinality-05: CTL false CTL model checker
RwMutex-PT-r0010w0050-CTLCardinality-06: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0010w0050-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w0050-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w0050-CTLCardinality-10: EG 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w0050-CTLCardinality-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w0050-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w0050-CTLCardinality-13: AG NODL 0 0 2 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 EF DL EXCL 104/599 1/32 RwMutex-PT-r0010w0050-CTLCardinality-13 414800855 m, 1648311 m/sec, 414800854 t fired, .
32 EF DL FNDP 104/3599 0/5 RwMutex-PT-r0010w0050-CTLCardinality-13 1430278261 t fired, 1431 attempts, .
Time elapsed: 105 secs. Pages in use: 1
# running tasks: 2 of 4 Visible: 10
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0010w0050-CTLCardinality-00: EXEG false state space /EXEG
RwMutex-PT-r0010w0050-CTLCardinality-04: INITIAL true preprocessing
RwMutex-PT-r0010w0050-CTLCardinality-05: CTL false CTL model checker
RwMutex-PT-r0010w0050-CTLCardinality-06: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0010w0050-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w0050-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w0050-CTLCardinality-10: EG 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w0050-CTLCardinality-11: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w0050-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w0050-CTLCardinality-13: AG NODL 0 0 2 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 EF DL EXCL 109/599 1/32 RwMutex-PT-r0010w0050-CTLCardinality-13 424024872 m, 1844803 m/sec, 424024871 t fired, .
32 EF DL FNDP 109/3599 0/5 RwMutex-PT-r0010w0050-CTLCardinality-13 1499612183 t fired, 1500 attempts, .
Time elapsed: 110 secs. Pages in use: 1
# running tasks: 2 of 4 Visible: 10
/home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin//../BenchKit_head.sh: line 63: 469 Killed lola --conf=$BIN_DIR/configfiles/ctlcardinalityconf --formula=$DIR/CTLCardinality.xml --verdictfile=$DIR/GenericPropertiesVerdict.xml $DIR/model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="RwMutex-PT-r0010w0050"
export BK_EXAMINATION="CTLCardinality"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is RwMutex-PT-r0010w0050, examination is CTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r359-smll-167891808500121"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/RwMutex-PT-r0010w0050.tgz
mv RwMutex-PT-r0010w0050 execution
cd execution
if [ "CTLCardinality" = "ReachabilityDeadlock" ] || [ "CTLCardinality" = "UpperBounds" ] || [ "CTLCardinality" = "QuasiLiveness" ] || [ "CTLCardinality" = "StableMarking" ] || [ "CTLCardinality" = "Liveness" ] || [ "CTLCardinality" = "OneSafe" ] || [ "CTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLCardinality" = "ReachabilityDeadlock" ] || [ "CTLCardinality" = "QuasiLiveness" ] || [ "CTLCardinality" = "StableMarking" ] || [ "CTLCardinality" = "Liveness" ] || [ "CTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;