About the Execution of LoLa+red for RobotManipulation-PT-05000
Execution Summary | |||||
Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
3757.468 | 137666.00 | 126641.00 | 692.40 | ??T???????FTFTFF | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2023-input.r359-smll-167891808400090.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
..............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is RobotManipulation-PT-05000, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r359-smll-167891808400090
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 408K
-rw-r--r-- 1 mcc users 6.1K Feb 26 05:36 CTLCardinality.txt
-rw-r--r-- 1 mcc users 55K Feb 26 05:36 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.5K Feb 26 05:35 CTLFireability.txt
-rw-r--r-- 1 mcc users 45K Feb 26 05:35 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:41 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.6K Jan 29 11:41 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.9K Feb 25 16:48 LTLCardinality.txt
-rw-r--r-- 1 mcc users 25K Feb 25 16:48 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.7K Feb 25 16:48 LTLFireability.txt
-rw-r--r-- 1 mcc users 19K Feb 25 16:48 LTLFireability.xml
-rw-r--r-- 1 mcc users 9.7K Feb 26 05:37 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 92K Feb 26 05:37 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 9.3K Feb 26 05:37 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 71K Feb 26 05:37 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.8K Feb 25 16:48 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.8K Feb 25 16:48 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 equiv_col
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 iscolored
-rw-r--r-- 1 mcc users 6.4K Mar 5 18:23 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME RobotManipulation-PT-05000-CTLFireability-00
FORMULA_NAME RobotManipulation-PT-05000-CTLFireability-01
FORMULA_NAME RobotManipulation-PT-05000-CTLFireability-02
FORMULA_NAME RobotManipulation-PT-05000-CTLFireability-03
FORMULA_NAME RobotManipulation-PT-05000-CTLFireability-04
FORMULA_NAME RobotManipulation-PT-05000-CTLFireability-05
FORMULA_NAME RobotManipulation-PT-05000-CTLFireability-06
FORMULA_NAME RobotManipulation-PT-05000-CTLFireability-07
FORMULA_NAME RobotManipulation-PT-05000-CTLFireability-08
FORMULA_NAME RobotManipulation-PT-05000-CTLFireability-09
FORMULA_NAME RobotManipulation-PT-05000-CTLFireability-10
FORMULA_NAME RobotManipulation-PT-05000-CTLFireability-11
FORMULA_NAME RobotManipulation-PT-05000-CTLFireability-12
FORMULA_NAME RobotManipulation-PT-05000-CTLFireability-13
FORMULA_NAME RobotManipulation-PT-05000-CTLFireability-14
FORMULA_NAME RobotManipulation-PT-05000-CTLFireability-15
=== Now, execution of the tool begins
BK_START 1678996594794
bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=RobotManipulation-PT-05000
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-16 19:56:38] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-16 19:56:38] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-16 19:56:38] [INFO ] Load time of PNML (sax parser for PT used): 40 ms
[2023-03-16 19:56:38] [INFO ] Transformed 15 places.
[2023-03-16 19:56:38] [INFO ] Transformed 11 transitions.
[2023-03-16 19:56:38] [INFO ] Parsed PT model containing 15 places and 11 transitions and 34 arcs in 197 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 23 ms.
Support contains 15 out of 15 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 15/15 places, 11/11 transitions.
Applied a total of 0 rules in 19 ms. Remains 15 /15 variables (removed 0) and now considering 11/11 (removed 0) transitions.
// Phase 1: matrix 11 rows 15 cols
[2023-03-16 19:56:38] [INFO ] Computed 6 place invariants in 7 ms
[2023-03-16 19:56:38] [INFO ] Implicit Places using invariants in 234 ms returned []
[2023-03-16 19:56:38] [INFO ] Invariant cache hit.
[2023-03-16 19:56:38] [INFO ] Implicit Places using invariants and state equation in 71 ms returned []
Implicit Place search using SMT with State Equation took 364 ms to find 0 implicit places.
[2023-03-16 19:56:38] [INFO ] Invariant cache hit.
[2023-03-16 19:56:38] [INFO ] Dead Transitions using invariants and state equation in 66 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 454 ms. Remains : 15/15 places, 11/11 transitions.
Support contains 15 out of 15 places after structural reductions.
[2023-03-16 19:56:39] [INFO ] Flatten gal took : 29 ms
[2023-03-16 19:56:39] [INFO ] Flatten gal took : 10 ms
[2023-03-16 19:56:39] [INFO ] Input system was already deterministic with 11 transitions.
Incomplete random walk after 10002 steps, including 0 resets, run finished after 34 ms. (steps per millisecond=294 ) properties (out of 26) seen :2
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 60 ms. (steps per millisecond=16 ) properties (out of 24) seen :19
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 80 ms. (steps per millisecond=12 ) properties (out of 5) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 49 ms. (steps per millisecond=20 ) properties (out of 5) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 32 ms. (steps per millisecond=31 ) properties (out of 5) seen :1
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 19 ms. (steps per millisecond=52 ) properties (out of 4) seen :2
Running SMT prover for 2 properties.
[2023-03-16 19:56:39] [INFO ] Invariant cache hit.
[2023-03-16 19:56:39] [INFO ] [Real]Absence check using 3 positive place invariants in 2 ms returned sat
[2023-03-16 19:56:39] [INFO ] [Real]Absence check using 3 positive and 3 generalized place invariants in 9 ms returned sat
[2023-03-16 19:56:39] [INFO ] After 88ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:2
[2023-03-16 19:56:39] [INFO ] [Nat]Absence check using 3 positive place invariants in 2 ms returned sat
[2023-03-16 19:56:39] [INFO ] [Nat]Absence check using 3 positive and 3 generalized place invariants in 1 ms returned sat
[2023-03-16 19:56:39] [INFO ] After 34ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :2
[2023-03-16 19:56:39] [INFO ] After 50ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :2
Attempting to minimize the solution found.
Minimization took 14 ms.
[2023-03-16 19:56:39] [INFO ] After 130ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :2
Fused 2 Parikh solutions to 1 different solutions.
Finished Parikh walk after 10008 steps, including 0 resets, run visited all 2 properties in 544 ms. (steps per millisecond=18 )
Parikh walk visited 2 properties in 548 ms.
[2023-03-16 19:56:40] [INFO ] Flatten gal took : 6 ms
[2023-03-16 19:56:40] [INFO ] Flatten gal took : 6 ms
[2023-03-16 19:56:40] [INFO ] Input system was already deterministic with 11 transitions.
Computed a total of 0 stabilizing places and 0 stable transitions
Starting structural reductions in LTL mode, iteration 0 : 15/15 places, 11/11 transitions.
Discarding 2 places :
Implicit places reduction removed 2 places
Iterating post reduction 0 with 2 rules applied. Total rules applied 2 place count 13 transition count 11
Applied a total of 2 rules in 3 ms. Remains 13 /15 variables (removed 2) and now considering 11/11 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 3 ms. Remains : 13/15 places, 11/11 transitions.
[2023-03-16 19:56:40] [INFO ] Flatten gal took : 3 ms
[2023-03-16 19:56:40] [INFO ] Flatten gal took : 2 ms
[2023-03-16 19:56:40] [INFO ] Input system was already deterministic with 11 transitions.
Starting structural reductions in LTL mode, iteration 0 : 15/15 places, 11/11 transitions.
Discarding 1 places :
Implicit places reduction removed 1 places
Iterating post reduction 0 with 1 rules applied. Total rules applied 1 place count 14 transition count 11
Applied a total of 1 rules in 2 ms. Remains 14 /15 variables (removed 1) and now considering 11/11 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 14/15 places, 11/11 transitions.
[2023-03-16 19:56:40] [INFO ] Flatten gal took : 2 ms
[2023-03-16 19:56:40] [INFO ] Flatten gal took : 3 ms
[2023-03-16 19:56:40] [INFO ] Input system was already deterministic with 11 transitions.
Starting structural reductions in LTL mode, iteration 0 : 15/15 places, 11/11 transitions.
Discarding 1 places :
Implicit places reduction removed 1 places
Iterating post reduction 0 with 1 rules applied. Total rules applied 1 place count 14 transition count 11
Applied a total of 1 rules in 2 ms. Remains 14 /15 variables (removed 1) and now considering 11/11 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 3 ms. Remains : 14/15 places, 11/11 transitions.
[2023-03-16 19:56:40] [INFO ] Flatten gal took : 3 ms
[2023-03-16 19:56:40] [INFO ] Flatten gal took : 2 ms
[2023-03-16 19:56:40] [INFO ] Input system was already deterministic with 11 transitions.
Starting structural reductions in LTL mode, iteration 0 : 15/15 places, 11/11 transitions.
Discarding 1 places :
Implicit places reduction removed 1 places
Iterating post reduction 0 with 1 rules applied. Total rules applied 1 place count 14 transition count 11
Applied a total of 1 rules in 2 ms. Remains 14 /15 variables (removed 1) and now considering 11/11 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 14/15 places, 11/11 transitions.
[2023-03-16 19:56:40] [INFO ] Flatten gal took : 2 ms
[2023-03-16 19:56:40] [INFO ] Flatten gal took : 3 ms
[2023-03-16 19:56:40] [INFO ] Input system was already deterministic with 11 transitions.
Starting structural reductions in LTL mode, iteration 0 : 15/15 places, 11/11 transitions.
Applied a total of 0 rules in 1 ms. Remains 15 /15 variables (removed 0) and now considering 11/11 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 15/15 places, 11/11 transitions.
[2023-03-16 19:56:40] [INFO ] Flatten gal took : 3 ms
[2023-03-16 19:56:40] [INFO ] Flatten gal took : 2 ms
[2023-03-16 19:56:40] [INFO ] Input system was already deterministic with 11 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 15/15 places, 11/11 transitions.
Discarding 2 places :
Implicit places reduction removed 2 places
Drop transitions removed 2 transitions
Trivial Post-agglo rules discarded 2 transitions
Performed 2 trivial Post agglomeration. Transition count delta: 2
Iterating post reduction 0 with 4 rules applied. Total rules applied 4 place count 13 transition count 9
Reduce places removed 2 places and 0 transitions.
Iterating post reduction 1 with 2 rules applied. Total rules applied 6 place count 11 transition count 9
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 1 Pre rules applied. Total rules applied 6 place count 11 transition count 8
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 2 with 2 rules applied. Total rules applied 8 place count 10 transition count 8
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: 2
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 2 with 4 rules applied. Total rules applied 12 place count 8 transition count 6
Applied a total of 12 rules in 33 ms. Remains 8 /15 variables (removed 7) and now considering 6/11 (removed 5) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 34 ms. Remains : 8/15 places, 6/11 transitions.
[2023-03-16 19:56:40] [INFO ] Flatten gal took : 2 ms
[2023-03-16 19:56:40] [INFO ] Flatten gal took : 1 ms
[2023-03-16 19:56:40] [INFO ] Input system was already deterministic with 6 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 15/15 places, 11/11 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Iterating post reduction 0 with 1 rules applied. Total rules applied 1 place count 15 transition count 10
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 1 with 1 rules applied. Total rules applied 2 place count 14 transition count 10
Applied a total of 2 rules in 4 ms. Remains 14 /15 variables (removed 1) and now considering 10/11 (removed 1) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 4 ms. Remains : 14/15 places, 10/11 transitions.
[2023-03-16 19:56:40] [INFO ] Flatten gal took : 2 ms
[2023-03-16 19:56:40] [INFO ] Flatten gal took : 2 ms
[2023-03-16 19:56:40] [INFO ] Input system was already deterministic with 10 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 15/15 places, 11/11 transitions.
Discarding 2 places :
Implicit places reduction removed 2 places
Iterating post reduction 0 with 2 rules applied. Total rules applied 2 place count 13 transition count 11
Performed 2 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 1 with 2 Pre rules applied. Total rules applied 2 place count 13 transition count 9
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 1 with 4 rules applied. Total rules applied 6 place count 11 transition count 9
Applied a total of 6 rules in 5 ms. Remains 11 /15 variables (removed 4) and now considering 9/11 (removed 2) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 5 ms. Remains : 11/15 places, 9/11 transitions.
[2023-03-16 19:56:40] [INFO ] Flatten gal took : 2 ms
[2023-03-16 19:56:40] [INFO ] Flatten gal took : 2 ms
[2023-03-16 19:56:40] [INFO ] Input system was already deterministic with 9 transitions.
Starting structural reductions in LTL mode, iteration 0 : 15/15 places, 11/11 transitions.
Discarding 1 places :
Implicit places reduction removed 1 places
Iterating post reduction 0 with 1 rules applied. Total rules applied 1 place count 14 transition count 11
Applied a total of 1 rules in 2 ms. Remains 14 /15 variables (removed 1) and now considering 11/11 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 14/15 places, 11/11 transitions.
[2023-03-16 19:56:40] [INFO ] Flatten gal took : 2 ms
[2023-03-16 19:56:40] [INFO ] Flatten gal took : 2 ms
[2023-03-16 19:56:40] [INFO ] Input system was already deterministic with 11 transitions.
Starting structural reductions in LTL mode, iteration 0 : 15/15 places, 11/11 transitions.
Discarding 1 places :
Implicit places reduction removed 1 places
Iterating post reduction 0 with 1 rules applied. Total rules applied 1 place count 14 transition count 11
Applied a total of 1 rules in 2 ms. Remains 14 /15 variables (removed 1) and now considering 11/11 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 14/15 places, 11/11 transitions.
[2023-03-16 19:56:40] [INFO ] Flatten gal took : 2 ms
[2023-03-16 19:56:40] [INFO ] Flatten gal took : 2 ms
[2023-03-16 19:56:40] [INFO ] Input system was already deterministic with 11 transitions.
Starting structural reductions in LTL mode, iteration 0 : 15/15 places, 11/11 transitions.
Applied a total of 0 rules in 1 ms. Remains 15 /15 variables (removed 0) and now considering 11/11 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 15/15 places, 11/11 transitions.
[2023-03-16 19:56:40] [INFO ] Flatten gal took : 2 ms
[2023-03-16 19:56:40] [INFO ] Flatten gal took : 2 ms
[2023-03-16 19:56:40] [INFO ] Input system was already deterministic with 11 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 15/15 places, 11/11 transitions.
Applied a total of 0 rules in 2 ms. Remains 15 /15 variables (removed 0) and now considering 11/11 (removed 0) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 2 ms. Remains : 15/15 places, 11/11 transitions.
[2023-03-16 19:56:40] [INFO ] Flatten gal took : 2 ms
[2023-03-16 19:56:40] [INFO ] Flatten gal took : 2 ms
[2023-03-16 19:56:40] [INFO ] Input system was already deterministic with 11 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 15/15 places, 11/11 transitions.
Discarding 2 places :
Implicit places reduction removed 2 places
Drop transitions removed 1 transitions
Trivial Post-agglo rules discarded 1 transitions
Performed 1 trivial Post agglomeration. Transition count delta: 1
Iterating post reduction 0 with 3 rules applied. Total rules applied 3 place count 13 transition count 10
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 1 with 1 rules applied. Total rules applied 4 place count 12 transition count 10
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 2 with 2 rules applied. Total rules applied 6 place count 11 transition count 9
Applied a total of 6 rules in 6 ms. Remains 11 /15 variables (removed 4) and now considering 9/11 (removed 2) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 6 ms. Remains : 11/15 places, 9/11 transitions.
[2023-03-16 19:56:40] [INFO ] Flatten gal took : 2 ms
[2023-03-16 19:56:40] [INFO ] Flatten gal took : 2 ms
[2023-03-16 19:56:40] [INFO ] Input system was already deterministic with 9 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 15/15 places, 11/11 transitions.
Discarding 1 places :
Implicit places reduction removed 1 places
Drop transitions removed 2 transitions
Trivial Post-agglo rules discarded 2 transitions
Performed 2 trivial Post agglomeration. Transition count delta: 2
Iterating post reduction 0 with 3 rules applied. Total rules applied 3 place count 14 transition count 9
Reduce places removed 2 places and 0 transitions.
Iterating post reduction 1 with 2 rules applied. Total rules applied 5 place count 12 transition count 9
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 2 with 2 rules applied. Total rules applied 7 place count 11 transition count 8
Applied a total of 7 rules in 6 ms. Remains 11 /15 variables (removed 4) and now considering 8/11 (removed 3) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 6 ms. Remains : 11/15 places, 8/11 transitions.
[2023-03-16 19:56:40] [INFO ] Flatten gal took : 1 ms
[2023-03-16 19:56:40] [INFO ] Flatten gal took : 1 ms
[2023-03-16 19:56:40] [INFO ] Input system was already deterministic with 8 transitions.
Starting structural reductions in LTL mode, iteration 0 : 15/15 places, 11/11 transitions.
Discarding 2 places :
Implicit places reduction removed 2 places
Iterating post reduction 0 with 2 rules applied. Total rules applied 2 place count 13 transition count 11
Applied a total of 2 rules in 2 ms. Remains 13 /15 variables (removed 2) and now considering 11/11 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 13/15 places, 11/11 transitions.
[2023-03-16 19:56:40] [INFO ] Flatten gal took : 2 ms
[2023-03-16 19:56:40] [INFO ] Flatten gal took : 2 ms
[2023-03-16 19:56:40] [INFO ] Input system was already deterministic with 11 transitions.
Starting structural reductions in LTL mode, iteration 0 : 15/15 places, 11/11 transitions.
Discarding 2 places :
Implicit places reduction removed 2 places
Iterating post reduction 0 with 2 rules applied. Total rules applied 2 place count 13 transition count 11
Applied a total of 2 rules in 2 ms. Remains 13 /15 variables (removed 2) and now considering 11/11 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 3 ms. Remains : 13/15 places, 11/11 transitions.
[2023-03-16 19:56:40] [INFO ] Flatten gal took : 2 ms
[2023-03-16 19:56:40] [INFO ] Flatten gal took : 1 ms
[2023-03-16 19:56:40] [INFO ] Input system was already deterministic with 11 transitions.
[2023-03-16 19:56:40] [INFO ] Flatten gal took : 3 ms
[2023-03-16 19:56:40] [INFO ] Flatten gal took : 4 ms
[2023-03-16 19:56:40] [INFO ] Export to MCC of 16 properties in file /home/mcc/execution/CTLFireability.sr.xml took 5 ms.
[2023-03-16 19:56:40] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 15 places, 11 transitions and 34 arcs took 1 ms.
Total runtime 2785 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT RobotManipulation-PT-05000
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/370
CTLFireability
FORMULA RobotManipulation-PT-05000-CTLFireability-13 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA RobotManipulation-PT-05000-CTLFireability-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA RobotManipulation-PT-05000-CTLFireability-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA RobotManipulation-PT-05000-CTLFireability-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA RobotManipulation-PT-05000-CTLFireability-02 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA RobotManipulation-PT-05000-CTLFireability-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA RobotManipulation-PT-05000-CTLFireability-11 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1678996732460
--------------------
content from stderr:
+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/370/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/370/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/370/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:415
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:478
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:415
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:469
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:454
lola: rewrite Frontend/Parser/formula_rewrite.k:475
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: LAUNCH task # 6 (type EXCL) for 3 RobotManipulation-PT-05000-CTLFireability-01
lola: time limit : 128 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:742
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:726
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: LAUNCH task # 57 (type FNDP) for 43 RobotManipulation-PT-05000-CTLFireability-13
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 58 (type EQUN) for 43 RobotManipulation-PT-05000-CTLFireability-13
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 60 (type SRCH) for 43 RobotManipulation-PT-05000-CTLFireability-13
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 60 (type SRCH) for RobotManipulation-PT-05000-CTLFireability-13
lola: result : true
lola: markings : 4
lola: fired transitions : 3
lola: time used : 0.000000
lola: memory pages used : 1
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: CANCELED task # 57 (type FNDP) for RobotManipulation-PT-05000-CTLFireability-13 (obsolete)
lola: CANCELED task # 58 (type EQUN) for RobotManipulation-PT-05000-CTLFireability-13 (obsolete)
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: Created skeleton in 0.000000 secs.
lola: FINISHED task # 57 (type FNDP) for RobotManipulation-PT-05000-CTLFireability-13
lola: result : true
lola: fired transitions : 2
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
sara: try reading problem file /home/mcc/execution/370/CTLFireability-58.sara.
lola: FINISHED task # 58 (type EQUN) for RobotManipulation-PT-05000-CTLFireability-13
lola: result : true
lola: FINISHED task # 6 (type EXCL) for RobotManipulation-PT-05000-CTLFireability-01
lola: result : false
lola: markings : 20001
lola: fired transitions : 40001
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 54 (type EXCL) for 53 RobotManipulation-PT-05000-CTLFireability-15
lola: time limit : 240 sec
lola: memory limit: 32 pages
lola: FINISHED task # 54 (type EXCL) for RobotManipulation-PT-05000-CTLFireability-15
lola: result : false
lola: markings : 2
lola: fired transitions : 2
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 51 (type EXCL) for 50 RobotManipulation-PT-05000-CTLFireability-14
lola: time limit : 257 sec
lola: memory limit: 32 pages
lola: FINISHED task # 51 (type EXCL) for RobotManipulation-PT-05000-CTLFireability-14
lola: result : false
lola: markings : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 35 (type EXCL) for 34 RobotManipulation-PT-05000-CTLFireability-10
lola: time limit : 276 sec
lola: memory limit: 32 pages
lola: FINISHED task # 35 (type EXCL) for RobotManipulation-PT-05000-CTLFireability-10
lola: result : false
lola: markings : 30002
lola: fired transitions : 30005
lola: time used : 1.000000
lola: memory pages used : 1
lola: LAUNCH task # 32 (type EXCL) for 31 RobotManipulation-PT-05000-CTLFireability-09
lola: time limit : 299 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RobotManipulation-PT-05000-CTLFireability-10: CTL false CTL model checker
RobotManipulation-PT-05000-CTLFireability-13: DISJ true search / frozen tokens
RobotManipulation-PT-05000-CTLFireability-14: CTL false CTL model checker
RobotManipulation-PT-05000-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RobotManipulation-PT-05000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RobotManipulation-PT-05000-CTLFireability-01: DISJ 0 1 0 0 3 0 0 0
RobotManipulation-PT-05000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RobotManipulation-PT-05000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RobotManipulation-PT-05000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RobotManipulation-PT-05000-CTLFireability-05: EFAGEF 0 1 0 0 1 0 0 0
RobotManipulation-PT-05000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RobotManipulation-PT-05000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RobotManipulation-PT-05000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RobotManipulation-PT-05000-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
RobotManipulation-PT-05000-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RobotManipulation-PT-05000-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 4/299 27/32 RobotManipulation-PT-05000-CTLFireability-09 6360258 m, 1272051 m/sec, 6370323 t fired, .
Time elapsed: 5 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 32 (type EXCL) for RobotManipulation-PT-05000-CTLFireability-09 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RobotManipulation-PT-05000-CTLFireability-10: CTL false CTL model checker
RobotManipulation-PT-05000-CTLFireability-13: DISJ true search / frozen tokens
RobotManipulation-PT-05000-CTLFireability-14: CTL false CTL model checker
RobotManipulation-PT-05000-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RobotManipulation-PT-05000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RobotManipulation-PT-05000-CTLFireability-01: DISJ 0 1 0 0 3 0 0 0
RobotManipulation-PT-05000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RobotManipulation-PT-05000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RobotManipulation-PT-05000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RobotManipulation-PT-05000-CTLFireability-05: EFAGEF 0 1 0 0 1 0 0 0
RobotManipulation-PT-05000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RobotManipulation-PT-05000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RobotManipulation-PT-05000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RobotManipulation-PT-05000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
RobotManipulation-PT-05000-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RobotManipulation-PT-05000-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 10 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 29 (type EXCL) for 28 RobotManipulation-PT-05000-CTLFireability-08
lola: time limit : 326 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RobotManipulation-PT-05000-CTLFireability-10: CTL false CTL model checker
RobotManipulation-PT-05000-CTLFireability-13: DISJ true search / frozen tokens
RobotManipulation-PT-05000-CTLFireability-14: CTL false CTL model checker
RobotManipulation-PT-05000-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RobotManipulation-PT-05000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RobotManipulation-PT-05000-CTLFireability-01: DISJ 0 1 0 0 3 0 0 0
RobotManipulation-PT-05000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RobotManipulation-PT-05000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RobotManipulation-PT-05000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RobotManipulation-PT-05000-CTLFireability-05: EFAGEF 0 1 0 0 1 0 0 0
RobotManipulation-PT-05000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RobotManipulation-PT-05000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RobotManipulation-PT-05000-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
RobotManipulation-PT-05000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
RobotManipulation-PT-05000-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RobotManipulation-PT-05000-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
29 CTL EXCL 5/326 20/32 RobotManipulation-PT-05000-CTLFireability-08 4652049 m, 930409 m/sec, 4658139 t fired, .
Time elapsed: 15 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 29 (type EXCL) for RobotManipulation-PT-05000-CTLFireability-08 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RobotManipulation-PT-05000-CTLFireability-10: CTL false CTL model checker
RobotManipulation-PT-05000-CTLFireability-13: DISJ true search / frozen tokens
RobotManipulation-PT-05000-CTLFireability-14: CTL false CTL model checker
RobotManipulation-PT-05000-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RobotManipulation-PT-05000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RobotManipulation-PT-05000-CTLFireability-01: DISJ 0 1 0 0 3 0 0 0
RobotManipulation-PT-05000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RobotManipulation-PT-05000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RobotManipulation-PT-05000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RobotManipulation-PT-05000-CTLFireability-05: EFAGEF 0 1 0 0 1 0 0 0
RobotManipulation-PT-05000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RobotManipulation-PT-05000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RobotManipulation-PT-05000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
RobotManipulation-PT-05000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
RobotManipulation-PT-05000-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RobotManipulation-PT-05000-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 20 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 17 (type EXCL) for 16 RobotManipulation-PT-05000-CTLFireability-04
lola: time limit : 358 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RobotManipulation-PT-05000-CTLFireability-10: CTL false CTL model checker
RobotManipulation-PT-05000-CTLFireability-13: DISJ true search / frozen tokens
RobotManipulation-PT-05000-CTLFireability-14: CTL false CTL model checker
RobotManipulation-PT-05000-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RobotManipulation-PT-05000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RobotManipulation-PT-05000-CTLFireability-01: DISJ 0 1 0 0 3 0 0 0
RobotManipulation-PT-05000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RobotManipulation-PT-05000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RobotManipulation-PT-05000-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
RobotManipulation-PT-05000-CTLFireability-05: EFAGEF 0 1 0 0 1 0 0 0
RobotManipulation-PT-05000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RobotManipulation-PT-05000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RobotManipulation-PT-05000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
RobotManipulation-PT-05000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
RobotManipulation-PT-05000-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RobotManipulation-PT-05000-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 5/358 19/32 RobotManipulation-PT-05000-CTLFireability-04 4103413 m, 820682 m/sec, 4176271 t fired, .
Time elapsed: 25 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 17 (type EXCL) for RobotManipulation-PT-05000-CTLFireability-04 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RobotManipulation-PT-05000-CTLFireability-10: CTL false CTL model checker
RobotManipulation-PT-05000-CTLFireability-13: DISJ true search / frozen tokens
RobotManipulation-PT-05000-CTLFireability-14: CTL false CTL model checker
RobotManipulation-PT-05000-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RobotManipulation-PT-05000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RobotManipulation-PT-05000-CTLFireability-01: DISJ 0 1 0 0 3 0 0 0
RobotManipulation-PT-05000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RobotManipulation-PT-05000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RobotManipulation-PT-05000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
RobotManipulation-PT-05000-CTLFireability-05: EFAGEF 0 1 0 0 1 0 0 0
RobotManipulation-PT-05000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RobotManipulation-PT-05000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RobotManipulation-PT-05000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
RobotManipulation-PT-05000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
RobotManipulation-PT-05000-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RobotManipulation-PT-05000-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 30 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 14 (type EXCL) for 13 RobotManipulation-PT-05000-CTLFireability-03
lola: time limit : 396 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RobotManipulation-PT-05000-CTLFireability-10: CTL false CTL model checker
RobotManipulation-PT-05000-CTLFireability-13: DISJ true search / frozen tokens
RobotManipulation-PT-05000-CTLFireability-14: CTL false CTL model checker
RobotManipulation-PT-05000-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RobotManipulation-PT-05000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RobotManipulation-PT-05000-CTLFireability-01: DISJ 0 1 0 0 3 0 0 0
RobotManipulation-PT-05000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RobotManipulation-PT-05000-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
RobotManipulation-PT-05000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
RobotManipulation-PT-05000-CTLFireability-05: EFAGEF 0 1 0 0 1 0 0 0
RobotManipulation-PT-05000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RobotManipulation-PT-05000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RobotManipulation-PT-05000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
RobotManipulation-PT-05000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
RobotManipulation-PT-05000-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RobotManipulation-PT-05000-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 CTL EXCL 5/396 20/32 RobotManipulation-PT-05000-CTLFireability-03 4351287 m, 870257 m/sec, 4641394 t fired, .
Time elapsed: 35 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 14 (type EXCL) for RobotManipulation-PT-05000-CTLFireability-03 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RobotManipulation-PT-05000-CTLFireability-10: CTL false CTL model checker
RobotManipulation-PT-05000-CTLFireability-13: DISJ true search / frozen tokens
RobotManipulation-PT-05000-CTLFireability-14: CTL false CTL model checker
RobotManipulation-PT-05000-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RobotManipulation-PT-05000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RobotManipulation-PT-05000-CTLFireability-01: DISJ 0 1 0 0 3 0 0 0
RobotManipulation-PT-05000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RobotManipulation-PT-05000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
RobotManipulation-PT-05000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
RobotManipulation-PT-05000-CTLFireability-05: EFAGEF 0 1 0 0 1 0 0 0
RobotManipulation-PT-05000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RobotManipulation-PT-05000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RobotManipulation-PT-05000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
RobotManipulation-PT-05000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
RobotManipulation-PT-05000-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RobotManipulation-PT-05000-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 40 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 11 (type EXCL) for 10 RobotManipulation-PT-05000-CTLFireability-02
lola: time limit : 445 sec
lola: memory limit: 32 pages
lola: FINISHED task # 11 (type EXCL) for RobotManipulation-PT-05000-CTLFireability-02
lola: result : true
lola: markings : 239999
lola: fired transitions : 639971
lola: time used : 1.000000
lola: memory pages used : 2
lola: LAUNCH task # 8 (type EXCL) for 3 RobotManipulation-PT-05000-CTLFireability-01
lola: time limit : 508 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RobotManipulation-PT-05000-CTLFireability-02: CTL true CTL model checker
RobotManipulation-PT-05000-CTLFireability-10: CTL false CTL model checker
RobotManipulation-PT-05000-CTLFireability-13: DISJ true search / frozen tokens
RobotManipulation-PT-05000-CTLFireability-14: CTL false CTL model checker
RobotManipulation-PT-05000-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RobotManipulation-PT-05000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RobotManipulation-PT-05000-CTLFireability-01: DISJ 0 0 1 0 3 0 0 0
RobotManipulation-PT-05000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
RobotManipulation-PT-05000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
RobotManipulation-PT-05000-CTLFireability-05: EFAGEF 0 1 0 0 1 0 0 0
RobotManipulation-PT-05000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RobotManipulation-PT-05000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RobotManipulation-PT-05000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
RobotManipulation-PT-05000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
RobotManipulation-PT-05000-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RobotManipulation-PT-05000-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
8 CTL EXCL 4/508 15/32 RobotManipulation-PT-05000-CTLFireability-01 3291249 m, 658249 m/sec, 3314209 t fired, .
Time elapsed: 45 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 8 (type EXCL) for RobotManipulation-PT-05000-CTLFireability-01 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RobotManipulation-PT-05000-CTLFireability-02: CTL true CTL model checker
RobotManipulation-PT-05000-CTLFireability-10: CTL false CTL model checker
RobotManipulation-PT-05000-CTLFireability-13: DISJ true search / frozen tokens
RobotManipulation-PT-05000-CTLFireability-14: CTL false CTL model checker
RobotManipulation-PT-05000-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RobotManipulation-PT-05000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RobotManipulation-PT-05000-CTLFireability-01: DISJ 0 0 0 0 3 0 1 0
RobotManipulation-PT-05000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
RobotManipulation-PT-05000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
RobotManipulation-PT-05000-CTLFireability-05: EFAGEF 0 1 0 0 1 0 0 0
RobotManipulation-PT-05000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RobotManipulation-PT-05000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RobotManipulation-PT-05000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
RobotManipulation-PT-05000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
RobotManipulation-PT-05000-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RobotManipulation-PT-05000-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 50 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 1 (type EXCL) for 0 RobotManipulation-PT-05000-CTLFireability-00
lola: time limit : 591 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RobotManipulation-PT-05000-CTLFireability-02: CTL true CTL model checker
RobotManipulation-PT-05000-CTLFireability-10: CTL false CTL model checker
RobotManipulation-PT-05000-CTLFireability-13: DISJ true search / frozen tokens
RobotManipulation-PT-05000-CTLFireability-14: CTL false CTL model checker
RobotManipulation-PT-05000-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RobotManipulation-PT-05000-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
RobotManipulation-PT-05000-CTLFireability-01: DISJ 0 0 0 0 3 0 1 0
RobotManipulation-PT-05000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
RobotManipulation-PT-05000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
RobotManipulation-PT-05000-CTLFireability-05: EFAGEF 0 1 0 0 1 0 0 0
RobotManipulation-PT-05000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RobotManipulation-PT-05000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RobotManipulation-PT-05000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
RobotManipulation-PT-05000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
RobotManipulation-PT-05000-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RobotManipulation-PT-05000-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 5/591 21/32 RobotManipulation-PT-05000-CTLFireability-00 4921220 m, 984244 m/sec, 4927482 t fired, .
Time elapsed: 55 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 1 (type EXCL) for RobotManipulation-PT-05000-CTLFireability-00 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RobotManipulation-PT-05000-CTLFireability-02: CTL true CTL model checker
RobotManipulation-PT-05000-CTLFireability-10: CTL false CTL model checker
RobotManipulation-PT-05000-CTLFireability-13: DISJ true search / frozen tokens
RobotManipulation-PT-05000-CTLFireability-14: CTL false CTL model checker
RobotManipulation-PT-05000-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RobotManipulation-PT-05000-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
RobotManipulation-PT-05000-CTLFireability-01: DISJ 0 0 0 0 3 0 1 0
RobotManipulation-PT-05000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
RobotManipulation-PT-05000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
RobotManipulation-PT-05000-CTLFireability-05: EFAGEF 0 1 0 0 1 0 0 0
RobotManipulation-PT-05000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RobotManipulation-PT-05000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RobotManipulation-PT-05000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
RobotManipulation-PT-05000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
RobotManipulation-PT-05000-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RobotManipulation-PT-05000-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 60 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 20 (type EXCL) for 19 RobotManipulation-PT-05000-CTLFireability-05
lola: time limit : 708 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RobotManipulation-PT-05000-CTLFireability-02: CTL true CTL model checker
RobotManipulation-PT-05000-CTLFireability-10: CTL false CTL model checker
RobotManipulation-PT-05000-CTLFireability-13: DISJ true search / frozen tokens
RobotManipulation-PT-05000-CTLFireability-14: CTL false CTL model checker
RobotManipulation-PT-05000-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RobotManipulation-PT-05000-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
RobotManipulation-PT-05000-CTLFireability-01: DISJ 0 0 0 0 3 0 1 0
RobotManipulation-PT-05000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
RobotManipulation-PT-05000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
RobotManipulation-PT-05000-CTLFireability-05: EFAGEF 0 0 1 0 1 0 0 0
RobotManipulation-PT-05000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RobotManipulation-PT-05000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RobotManipulation-PT-05000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
RobotManipulation-PT-05000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
RobotManipulation-PT-05000-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RobotManipulation-PT-05000-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 EFAGEF EXCL 5/708 15/32 RobotManipulation-PT-05000-CTLFireability-05 3918702 m, 783740 m/sec, 8166975 t fired, .
Time elapsed: 65 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RobotManipulation-PT-05000-CTLFireability-02: CTL true CTL model checker
RobotManipulation-PT-05000-CTLFireability-10: CTL false CTL model checker
RobotManipulation-PT-05000-CTLFireability-13: DISJ true search / frozen tokens
RobotManipulation-PT-05000-CTLFireability-14: CTL false CTL model checker
RobotManipulation-PT-05000-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RobotManipulation-PT-05000-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
RobotManipulation-PT-05000-CTLFireability-01: DISJ 0 0 0 0 3 0 1 0
RobotManipulation-PT-05000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
RobotManipulation-PT-05000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
RobotManipulation-PT-05000-CTLFireability-05: EFAGEF 0 0 1 0 1 0 0 0
RobotManipulation-PT-05000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RobotManipulation-PT-05000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RobotManipulation-PT-05000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
RobotManipulation-PT-05000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
RobotManipulation-PT-05000-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RobotManipulation-PT-05000-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 EFAGEF EXCL 10/708 29/32 RobotManipulation-PT-05000-CTLFireability-05 7424906 m, 701240 m/sec, 15978847 t fired, .
Time elapsed: 70 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 20 (type EXCL) for RobotManipulation-PT-05000-CTLFireability-05 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RobotManipulation-PT-05000-CTLFireability-02: CTL true CTL model checker
RobotManipulation-PT-05000-CTLFireability-10: CTL false CTL model checker
RobotManipulation-PT-05000-CTLFireability-13: DISJ true search / frozen tokens
RobotManipulation-PT-05000-CTLFireability-14: CTL false CTL model checker
RobotManipulation-PT-05000-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RobotManipulation-PT-05000-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
RobotManipulation-PT-05000-CTLFireability-01: DISJ 0 0 0 0 3 0 1 0
RobotManipulation-PT-05000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
RobotManipulation-PT-05000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
RobotManipulation-PT-05000-CTLFireability-05: EFAGEF 0 0 0 0 1 0 1 0
RobotManipulation-PT-05000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RobotManipulation-PT-05000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RobotManipulation-PT-05000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
RobotManipulation-PT-05000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
RobotManipulation-PT-05000-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RobotManipulation-PT-05000-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 75 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 26 (type EXCL) for 25 RobotManipulation-PT-05000-CTLFireability-07
lola: time limit : 881 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RobotManipulation-PT-05000-CTLFireability-02: CTL true CTL model checker
RobotManipulation-PT-05000-CTLFireability-10: CTL false CTL model checker
RobotManipulation-PT-05000-CTLFireability-13: DISJ true search / frozen tokens
RobotManipulation-PT-05000-CTLFireability-14: CTL false CTL model checker
RobotManipulation-PT-05000-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RobotManipulation-PT-05000-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
RobotManipulation-PT-05000-CTLFireability-01: DISJ 0 0 0 0 3 0 1 0
RobotManipulation-PT-05000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
RobotManipulation-PT-05000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
RobotManipulation-PT-05000-CTLFireability-05: EFAGEF 0 0 0 0 1 0 1 0
RobotManipulation-PT-05000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RobotManipulation-PT-05000-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
RobotManipulation-PT-05000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
RobotManipulation-PT-05000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
RobotManipulation-PT-05000-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RobotManipulation-PT-05000-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 5/881 9/32 RobotManipulation-PT-05000-CTLFireability-07 2070333 m, 414066 m/sec, 6867370 t fired, .
Time elapsed: 80 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RobotManipulation-PT-05000-CTLFireability-02: CTL true CTL model checker
RobotManipulation-PT-05000-CTLFireability-10: CTL false CTL model checker
RobotManipulation-PT-05000-CTLFireability-13: DISJ true search / frozen tokens
RobotManipulation-PT-05000-CTLFireability-14: CTL false CTL model checker
RobotManipulation-PT-05000-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RobotManipulation-PT-05000-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
RobotManipulation-PT-05000-CTLFireability-01: DISJ 0 0 0 0 3 0 1 0
RobotManipulation-PT-05000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
RobotManipulation-PT-05000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
RobotManipulation-PT-05000-CTLFireability-05: EFAGEF 0 0 0 0 1 0 1 0
RobotManipulation-PT-05000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RobotManipulation-PT-05000-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
RobotManipulation-PT-05000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
RobotManipulation-PT-05000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
RobotManipulation-PT-05000-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RobotManipulation-PT-05000-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 10/881 18/32 RobotManipulation-PT-05000-CTLFireability-07 4318276 m, 449588 m/sec, 14298419 t fired, .
Time elapsed: 85 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RobotManipulation-PT-05000-CTLFireability-02: CTL true CTL model checker
RobotManipulation-PT-05000-CTLFireability-10: CTL false CTL model checker
RobotManipulation-PT-05000-CTLFireability-13: DISJ true search / frozen tokens
RobotManipulation-PT-05000-CTLFireability-14: CTL false CTL model checker
RobotManipulation-PT-05000-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RobotManipulation-PT-05000-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
RobotManipulation-PT-05000-CTLFireability-01: DISJ 0 0 0 0 3 0 1 0
RobotManipulation-PT-05000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
RobotManipulation-PT-05000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
RobotManipulation-PT-05000-CTLFireability-05: EFAGEF 0 0 0 0 1 0 1 0
RobotManipulation-PT-05000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RobotManipulation-PT-05000-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
RobotManipulation-PT-05000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
RobotManipulation-PT-05000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
RobotManipulation-PT-05000-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RobotManipulation-PT-05000-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 15/881 27/32 RobotManipulation-PT-05000-CTLFireability-07 6527993 m, 441943 m/sec, 21959824 t fired, .
Time elapsed: 90 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 26 (type EXCL) for RobotManipulation-PT-05000-CTLFireability-07 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RobotManipulation-PT-05000-CTLFireability-02: CTL true CTL model checker
RobotManipulation-PT-05000-CTLFireability-10: CTL false CTL model checker
RobotManipulation-PT-05000-CTLFireability-13: DISJ true search / frozen tokens
RobotManipulation-PT-05000-CTLFireability-14: CTL false CTL model checker
RobotManipulation-PT-05000-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RobotManipulation-PT-05000-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
RobotManipulation-PT-05000-CTLFireability-01: DISJ 0 0 0 0 3 0 1 0
RobotManipulation-PT-05000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
RobotManipulation-PT-05000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
RobotManipulation-PT-05000-CTLFireability-05: EFAGEF 0 0 0 0 1 0 1 0
RobotManipulation-PT-05000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RobotManipulation-PT-05000-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
RobotManipulation-PT-05000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
RobotManipulation-PT-05000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
RobotManipulation-PT-05000-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RobotManipulation-PT-05000-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 95 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 41 (type EXCL) for 40 RobotManipulation-PT-05000-CTLFireability-12
lola: time limit : 1168 sec
lola: memory limit: 32 pages
lola: FINISHED task # 41 (type EXCL) for RobotManipulation-PT-05000-CTLFireability-12
lola: result : false
lola: markings : 10009
lola: fired transitions : 20012
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 23 (type EXCL) for 22 RobotManipulation-PT-05000-CTLFireability-06
lola: time limit : 1752 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RobotManipulation-PT-05000-CTLFireability-02: CTL true CTL model checker
RobotManipulation-PT-05000-CTLFireability-10: CTL false CTL model checker
RobotManipulation-PT-05000-CTLFireability-12: CTL false CTL model checker
RobotManipulation-PT-05000-CTLFireability-13: DISJ true search / frozen tokens
RobotManipulation-PT-05000-CTLFireability-14: CTL false CTL model checker
RobotManipulation-PT-05000-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RobotManipulation-PT-05000-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
RobotManipulation-PT-05000-CTLFireability-01: DISJ 0 0 0 0 3 0 1 0
RobotManipulation-PT-05000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
RobotManipulation-PT-05000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
RobotManipulation-PT-05000-CTLFireability-05: EFAGEF 0 0 0 0 1 0 1 0
RobotManipulation-PT-05000-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
RobotManipulation-PT-05000-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
RobotManipulation-PT-05000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
RobotManipulation-PT-05000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
RobotManipulation-PT-05000-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 5/1752 6/32 RobotManipulation-PT-05000-CTLFireability-06 1382713 m, 276542 m/sec, 4104764 t fired, .
Time elapsed: 100 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RobotManipulation-PT-05000-CTLFireability-02: CTL true CTL model checker
RobotManipulation-PT-05000-CTLFireability-10: CTL false CTL model checker
RobotManipulation-PT-05000-CTLFireability-12: CTL false CTL model checker
RobotManipulation-PT-05000-CTLFireability-13: DISJ true search / frozen tokens
RobotManipulation-PT-05000-CTLFireability-14: CTL false CTL model checker
RobotManipulation-PT-05000-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RobotManipulation-PT-05000-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
RobotManipulation-PT-05000-CTLFireability-01: DISJ 0 0 0 0 3 0 1 0
RobotManipulation-PT-05000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
RobotManipulation-PT-05000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
RobotManipulation-PT-05000-CTLFireability-05: EFAGEF 0 0 0 0 1 0 1 0
RobotManipulation-PT-05000-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
RobotManipulation-PT-05000-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
RobotManipulation-PT-05000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
RobotManipulation-PT-05000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
RobotManipulation-PT-05000-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 10/1752 11/32 RobotManipulation-PT-05000-CTLFireability-06 2579966 m, 239450 m/sec, 8139433 t fired, .
Time elapsed: 105 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RobotManipulation-PT-05000-CTLFireability-02: CTL true CTL model checker
RobotManipulation-PT-05000-CTLFireability-10: CTL false CTL model checker
RobotManipulation-PT-05000-CTLFireability-12: CTL false CTL model checker
RobotManipulation-PT-05000-CTLFireability-13: DISJ true search / frozen tokens
RobotManipulation-PT-05000-CTLFireability-14: CTL false CTL model checker
RobotManipulation-PT-05000-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RobotManipulation-PT-05000-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
RobotManipulation-PT-05000-CTLFireability-01: DISJ 0 0 0 0 3 0 1 0
RobotManipulation-PT-05000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
RobotManipulation-PT-05000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
RobotManipulation-PT-05000-CTLFireability-05: EFAGEF 0 0 0 0 1 0 1 0
RobotManipulation-PT-05000-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
RobotManipulation-PT-05000-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
RobotManipulation-PT-05000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
RobotManipulation-PT-05000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
RobotManipulation-PT-05000-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 15/1752 16/32 RobotManipulation-PT-05000-CTLFireability-06 3661819 m, 216370 m/sec, 11754456 t fired, .
Time elapsed: 110 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RobotManipulation-PT-05000-CTLFireability-02: CTL true CTL model checker
RobotManipulation-PT-05000-CTLFireability-10: CTL false CTL model checker
RobotManipulation-PT-05000-CTLFireability-12: CTL false CTL model checker
RobotManipulation-PT-05000-CTLFireability-13: DISJ true search / frozen tokens
RobotManipulation-PT-05000-CTLFireability-14: CTL false CTL model checker
RobotManipulation-PT-05000-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RobotManipulation-PT-05000-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
RobotManipulation-PT-05000-CTLFireability-01: DISJ 0 0 0 0 3 0 1 0
RobotManipulation-PT-05000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
RobotManipulation-PT-05000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
RobotManipulation-PT-05000-CTLFireability-05: EFAGEF 0 0 0 0 1 0 1 0
RobotManipulation-PT-05000-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
RobotManipulation-PT-05000-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
RobotManipulation-PT-05000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
RobotManipulation-PT-05000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
RobotManipulation-PT-05000-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 20/1752 21/32 RobotManipulation-PT-05000-CTLFireability-06 4771538 m, 221943 m/sec, 15522813 t fired, .
Time elapsed: 115 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RobotManipulation-PT-05000-CTLFireability-02: CTL true CTL model checker
RobotManipulation-PT-05000-CTLFireability-10: CTL false CTL model checker
RobotManipulation-PT-05000-CTLFireability-12: CTL false CTL model checker
RobotManipulation-PT-05000-CTLFireability-13: DISJ true search / frozen tokens
RobotManipulation-PT-05000-CTLFireability-14: CTL false CTL model checker
RobotManipulation-PT-05000-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RobotManipulation-PT-05000-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
RobotManipulation-PT-05000-CTLFireability-01: DISJ 0 0 0 0 3 0 1 0
RobotManipulation-PT-05000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
RobotManipulation-PT-05000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
RobotManipulation-PT-05000-CTLFireability-05: EFAGEF 0 0 0 0 1 0 1 0
RobotManipulation-PT-05000-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
RobotManipulation-PT-05000-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
RobotManipulation-PT-05000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
RobotManipulation-PT-05000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
RobotManipulation-PT-05000-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 25/1752 25/32 RobotManipulation-PT-05000-CTLFireability-06 5788915 m, 203475 m/sec, 19046740 t fired, .
Time elapsed: 120 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RobotManipulation-PT-05000-CTLFireability-02: CTL true CTL model checker
RobotManipulation-PT-05000-CTLFireability-10: CTL false CTL model checker
RobotManipulation-PT-05000-CTLFireability-12: CTL false CTL model checker
RobotManipulation-PT-05000-CTLFireability-13: DISJ true search / frozen tokens
RobotManipulation-PT-05000-CTLFireability-14: CTL false CTL model checker
RobotManipulation-PT-05000-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RobotManipulation-PT-05000-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
RobotManipulation-PT-05000-CTLFireability-01: DISJ 0 0 0 0 3 0 1 0
RobotManipulation-PT-05000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
RobotManipulation-PT-05000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
RobotManipulation-PT-05000-CTLFireability-05: EFAGEF 0 0 0 0 1 0 1 0
RobotManipulation-PT-05000-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
RobotManipulation-PT-05000-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
RobotManipulation-PT-05000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
RobotManipulation-PT-05000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
RobotManipulation-PT-05000-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 30/1752 29/32 RobotManipulation-PT-05000-CTLFireability-06 6769565 m, 196130 m/sec, 22772153 t fired, .
Time elapsed: 125 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 23 (type EXCL) for RobotManipulation-PT-05000-CTLFireability-06 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RobotManipulation-PT-05000-CTLFireability-02: CTL true CTL model checker
RobotManipulation-PT-05000-CTLFireability-10: CTL false CTL model checker
RobotManipulation-PT-05000-CTLFireability-12: CTL false CTL model checker
RobotManipulation-PT-05000-CTLFireability-13: DISJ true search / frozen tokens
RobotManipulation-PT-05000-CTLFireability-14: CTL false CTL model checker
RobotManipulation-PT-05000-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RobotManipulation-PT-05000-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
RobotManipulation-PT-05000-CTLFireability-01: DISJ 0 0 0 0 3 0 1 0
RobotManipulation-PT-05000-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
RobotManipulation-PT-05000-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
RobotManipulation-PT-05000-CTLFireability-05: EFAGEF 0 0 0 0 1 0 1 0
RobotManipulation-PT-05000-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
RobotManipulation-PT-05000-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
RobotManipulation-PT-05000-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
RobotManipulation-PT-05000-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
RobotManipulation-PT-05000-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 130 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 38 (type EXCL) for 37 RobotManipulation-PT-05000-CTLFireability-11
lola: time limit : 3470 sec
lola: memory limit: 32 pages
lola: FINISHED task # 38 (type EXCL) for RobotManipulation-PT-05000-CTLFireability-11
lola: result : true
lola: markings : 130003
lola: fired transitions : 180014
lola: time used : 1.000000
lola: memory pages used : 1
lola: Portfolio finished: no open tasks 16
FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RobotManipulation-PT-05000-CTLFireability-00: CTL unknown AGGR
RobotManipulation-PT-05000-CTLFireability-01: DISJ unknown DISJ
RobotManipulation-PT-05000-CTLFireability-02: CTL true CTL model checker
RobotManipulation-PT-05000-CTLFireability-03: CTL unknown AGGR
RobotManipulation-PT-05000-CTLFireability-04: CTL unknown AGGR
RobotManipulation-PT-05000-CTLFireability-05: EFAGEF unknown AGGR
RobotManipulation-PT-05000-CTLFireability-06: CTL unknown AGGR
RobotManipulation-PT-05000-CTLFireability-07: CTL unknown AGGR
RobotManipulation-PT-05000-CTLFireability-08: CTL unknown AGGR
RobotManipulation-PT-05000-CTLFireability-09: CTL unknown AGGR
RobotManipulation-PT-05000-CTLFireability-10: CTL false CTL model checker
RobotManipulation-PT-05000-CTLFireability-11: CTL true CTL model checker
RobotManipulation-PT-05000-CTLFireability-12: CTL false CTL model checker
RobotManipulation-PT-05000-CTLFireability-13: DISJ true search / frozen tokens
RobotManipulation-PT-05000-CTLFireability-14: CTL false CTL model checker
RobotManipulation-PT-05000-CTLFireability-15: CTL false CTL model checker
Time elapsed: 131 secs. Pages in use: 32
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="RobotManipulation-PT-05000"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is RobotManipulation-PT-05000, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r359-smll-167891808400090"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/RobotManipulation-PT-05000.tgz
mv RobotManipulation-PT-05000 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;