About the Execution of LoLA for RwMutex-PT-r2000w0010
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 16226.672 | 233090.00 | 317987.00 | 13469.40 | F??F?F?TFF?F?TFF | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2023-input.r358-smll-167891807400196.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lola
Input is RwMutex-PT-r2000w0010, examination is LTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r358-smll-167891807400196
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 4.9M
-rw-r--r-- 1 mcc users 8.0K Feb 25 22:54 CTLCardinality.txt
-rw-r--r-- 1 mcc users 90K Feb 25 22:54 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.5K Feb 25 22:47 CTLFireability.txt
-rw-r--r-- 1 mcc users 48K Feb 25 22:47 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:41 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.5K Jan 29 11:41 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.4K Feb 25 16:49 LTLCardinality.txt
-rw-r--r-- 1 mcc users 23K Feb 25 16:49 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.5K Feb 25 16:49 LTLFireability.txt
-rw-r--r-- 1 mcc users 21K Feb 25 16:49 LTLFireability.xml
-rw-r--r-- 1 mcc users 13K Feb 25 23:21 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 134K Feb 25 23:21 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 11K Feb 25 23:06 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 95K Feb 25 23:06 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.7K Feb 25 16:49 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Feb 25 16:49 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 equiv_col
-rw-r--r-- 1 mcc users 11 Mar 5 18:23 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 iscolored
-rw-r--r-- 1 mcc users 4.4M Mar 5 18:23 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME RwMutex-PT-r2000w0010-LTLFireability-00
FORMULA_NAME RwMutex-PT-r2000w0010-LTLFireability-01
FORMULA_NAME RwMutex-PT-r2000w0010-LTLFireability-02
FORMULA_NAME RwMutex-PT-r2000w0010-LTLFireability-03
FORMULA_NAME RwMutex-PT-r2000w0010-LTLFireability-04
FORMULA_NAME RwMutex-PT-r2000w0010-LTLFireability-05
FORMULA_NAME RwMutex-PT-r2000w0010-LTLFireability-06
FORMULA_NAME RwMutex-PT-r2000w0010-LTLFireability-07
FORMULA_NAME RwMutex-PT-r2000w0010-LTLFireability-08
FORMULA_NAME RwMutex-PT-r2000w0010-LTLFireability-09
FORMULA_NAME RwMutex-PT-r2000w0010-LTLFireability-10
FORMULA_NAME RwMutex-PT-r2000w0010-LTLFireability-11
FORMULA_NAME RwMutex-PT-r2000w0010-LTLFireability-12
FORMULA_NAME RwMutex-PT-r2000w0010-LTLFireability-13
FORMULA_NAME RwMutex-PT-r2000w0010-LTLFireability-14
FORMULA_NAME RwMutex-PT-r2000w0010-LTLFireability-15
=== Now, execution of the tool begins
BK_START 1678981348559
bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lola
BK_EXAMINATION=LTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=RwMutex-PT-r2000w0010
Not applying reductions.
Model is PT
LTLFireability PT
starting LoLA
BK_INPUT RwMutex-PT-r2000w0010
BK_EXAMINATION: LTLFireability
bin directory: /home/mcc/BenchKit/bin//../lola/bin/
current directory: /home/mcc/execution
LTLFireability
FORMULA RwMutex-PT-r2000w0010-LTLFireability-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA RwMutex-PT-r2000w0010-LTLFireability-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA RwMutex-PT-r2000w0010-LTLFireability-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA RwMutex-PT-r2000w0010-LTLFireability-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA RwMutex-PT-r2000w0010-LTLFireability-07 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA RwMutex-PT-r2000w0010-LTLFireability-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA RwMutex-PT-r2000w0010-LTLFireability-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA RwMutex-PT-r2000w0010-LTLFireability-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA RwMutex-PT-r2000w0010-LTLFireability-13 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA RwMutex-PT-r2000w0010-LTLFireability-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1678981581649
--------------------
content from stderr:
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/LTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:433
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:352
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:524
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:346
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:352
lola: rewrite Frontend/Parser/formula_rewrite.k:349
lola: rewrite Frontend/Parser/formula_rewrite.k:349
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:433
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:409
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:352
lola: rewrite Frontend/Parser/formula_rewrite.k:376
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:346
lola: rewrite Frontend/Parser/formula_rewrite.k:430
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:346
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:427
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:409
lola: rewrite Frontend/Parser/formula_rewrite.k:409
lola: rewrite Frontend/Parser/formula_rewrite.k:430
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:346
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:433
lola: rewrite Frontend/Parser/formula_rewrite.k:352
lola: rewrite Frontend/Parser/formula_rewrite.k:376
lola: rewrite Frontend/Parser/formula_rewrite.k:424
lola: rewrite Frontend/Parser/formula_rewrite.k:349
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:436
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:346
lola: rewrite Frontend/Parser/formula_rewrite.k:352
lola: rewrite Frontend/Parser/formula_rewrite.k:376
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:521
lola: rewrite Frontend/Parser/formula_rewrite.k:430
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:535
lola: rewrite Frontend/Parser/formula_rewrite.k:436
lola: rewrite Frontend/Parser/formula_rewrite.k:521
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:436
lola: rewrite Frontend/Parser/formula_rewrite.k:521
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:433
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:527
lola: rewrite Frontend/Parser/formula_rewrite.k:421
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: RELEASE
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: ASSUMEDDEADLOCKFREE
lola: LAUNCH task # 64 (type SKEL/SRCH) for 16 RwMutex-PT-r2000w0010-LTLFireability-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 64 (type SKEL/SRCH) for RwMutex-PT-r2000w0010-LTLFireability-04
lola: result : false
lola: markings : 2005
lola: fired transitions : 2006
lola: time used : 0.000000
lola: memory pages used : 1
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 2.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r2000w0010-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-04: CONJ 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-11: CONJ 0 0 0 0 0 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 50 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 1.000000 secs.
lola: ASSUMEDDEADLOCKFREE
lola: LAUNCH task # 65 (type SKEL/SRCH) for 16 RwMutex-PT-r2000w0010-LTLFireability-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 65 (type SKEL/SRCH) for RwMutex-PT-r2000w0010-LTLFireability-04
lola: result : false
lola: markings : 2004
lola: fired transitions : 2005
lola: time used : 0.000000
lola: memory pages used : 1
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: RELEASE
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 1.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r2000w0010-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-11: CONJ 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 55 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 2.000000 secs.
lola: ASSUMEDDEADLOCKFREE
lola: LAUNCH task # 66 (type SKEL/SRCH) for 35 RwMutex-PT-r2000w0010-LTLFireability-09
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 66 (type SKEL/SRCH) for RwMutex-PT-r2000w0010-LTLFireability-09
lola: result : false
lola: markings : 7
lola: fired transitions : 10
lola: time used : 0.000000
lola: memory pages used : 1
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 1.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r2000w0010-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-12: CONJ 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 60 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 36 (type EXCL) for 35 RwMutex-PT-r2000w0010-LTLFireability-09
lola: time limit : 176 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 68 (type FNDP) for 0 RwMutex-PT-r2000w0010-LTLFireability-00
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 69 (type EQUN) for 0 RwMutex-PT-r2000w0010-LTLFireability-00
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 71 (type SRCH) for 0 RwMutex-PT-r2000w0010-LTLFireability-00
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 36 (type EXCL) for RwMutex-PT-r2000w0010-LTLFireability-09
lola: result : false
lola: markings : 7
lola: fired transitions : 10
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 70 (type EXCL) for 0 RwMutex-PT-r2000w0010-LTLFireability-00
lola: time limit : 186 sec
lola: memory limit: 32 pages
lola: FINISHED task # 70 (type EXCL) for RwMutex-PT-r2000w0010-LTLFireability-00
lola: result : true
lola: markings : 2
lola: fired transitions : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 68 (type FNDP) for RwMutex-PT-r2000w0010-LTLFireability-00 (obsolete)
lola: CANCELED task # 69 (type EQUN) for RwMutex-PT-r2000w0010-LTLFireability-00 (obsolete)
lola: CANCELED task # 71 (type SRCH) for RwMutex-PT-r2000w0010-LTLFireability-00 (obsolete)
lola: FINISHED task # 71 (type SRCH) for RwMutex-PT-r2000w0010-LTLFireability-00
lola: result : unknown
lola: time used : 0.000000
lola: memory pages used : 1
lola: FINISHED task # 69 (type EQUN) for RwMutex-PT-r2000w0010-LTLFireability-00
lola: result : unknown
lola: FINISHED task # 68 (type FNDP) for RwMutex-PT-r2000w0010-LTLFireability-00
lola: result : true
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r2000w0010-LTLFireability-00: CONJ false state space
RwMutex-PT-r2000w0010-LTLFireability-09: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r2000w0010-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-12: CONJ 0 0 0 0 2 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 65 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
lola: LAUNCH task # 59 (type EXCL) for 58 RwMutex-PT-r2000w0010-LTLFireability-14
lola: time limit : 207 sec
lola: memory limit: 32 pages
lola: FINISHED task # 59 (type EXCL) for RwMutex-PT-r2000w0010-LTLFireability-14
lola: result : false
lola: markings : 513
lola: fired transitions : 513
lola: time used : 0.000000
lola: memory pages used : 1
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r2000w0010-LTLFireability-00: CONJ false state space
RwMutex-PT-r2000w0010-LTLFireability-09: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r2000w0010-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-11: CONJ 0 0 0 0 2 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-12: CONJ 0 0 0 0 2 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 70 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
lola: planning for (null) stopped (result already fixed).
lola: LAUNCH task # 46 (type EXCL) for 41 RwMutex-PT-r2000w0010-LTLFireability-11
lola: time limit : 220 sec
lola: memory limit: 32 pages
lola: FINISHED task # 46 (type EXCL) for RwMutex-PT-r2000w0010-LTLFireability-11
lola: result : false
lola: markings : 1
lola: fired transitions : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 30 (type EXCL) for 29 RwMutex-PT-r2000w0010-LTLFireability-07
lola: time limit : 251 sec
lola: memory limit: 32 pages
lola: FINISHED task # 30 (type EXCL) for RwMutex-PT-r2000w0010-LTLFireability-07
lola: result : true
lola: markings : 1
lola: time used : 0.000000
lola: memory pages used : 1
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r2000w0010-LTLFireability-00: CONJ false state space
RwMutex-PT-r2000w0010-LTLFireability-07: LTL true LTL model checker
RwMutex-PT-r2000w0010-LTLFireability-09: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLFireability-11: CONJ false LTL model checker
RwMutex-PT-r2000w0010-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r2000w0010-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-12: CONJ 0 0 0 0 2 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 75 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r2000w0010-LTLFireability-00: CONJ false state space
RwMutex-PT-r2000w0010-LTLFireability-07: LTL true LTL model checker
RwMutex-PT-r2000w0010-LTLFireability-09: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLFireability-11: CONJ false LTL model checker
RwMutex-PT-r2000w0010-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r2000w0010-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-12: CONJ 0 0 0 0 2 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 80 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r2000w0010-LTLFireability-00: CONJ false state space
RwMutex-PT-r2000w0010-LTLFireability-07: LTL true LTL model checker
RwMutex-PT-r2000w0010-LTLFireability-09: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLFireability-11: CONJ false LTL model checker
RwMutex-PT-r2000w0010-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r2000w0010-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-12: CONJ 0 0 0 0 2 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 85 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r2000w0010-LTLFireability-00: CONJ false state space
RwMutex-PT-r2000w0010-LTLFireability-07: LTL true LTL model checker
RwMutex-PT-r2000w0010-LTLFireability-09: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLFireability-11: CONJ false LTL model checker
RwMutex-PT-r2000w0010-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r2000w0010-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-12: CONJ 0 0 0 0 2 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 90 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
lola: LAUNCH task # 62 (type EXCL) for 61 RwMutex-PT-r2000w0010-LTLFireability-15
lola: time limit : 270 sec
lola: memory limit: 32 pages
lola: FINISHED task # 62 (type EXCL) for RwMutex-PT-r2000w0010-LTLFireability-15
lola: result : false
lola: markings : 513
lola: fired transitions : 513
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 33 (type EXCL) for 32 RwMutex-PT-r2000w0010-LTLFireability-08
lola: time limit : 292 sec
lola: memory limit: 32 pages
lola: FINISHED task # 33 (type EXCL) for RwMutex-PT-r2000w0010-LTLFireability-08
lola: result : false
lola: markings : 513
lola: fired transitions : 513
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 14 (type EXCL) for 13 RwMutex-PT-r2000w0010-LTLFireability-03
lola: time limit : 319 sec
lola: memory limit: 32 pages
lola: FINISHED task # 14 (type EXCL) for RwMutex-PT-r2000w0010-LTLFireability-03
lola: result : false
lola: markings : 513
lola: fired transitions : 513
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 56 (type EXCL) for 55 RwMutex-PT-r2000w0010-LTLFireability-13
lola: time limit : 350 sec
lola: memory limit: 32 pages
lola: FINISHED task # 56 (type EXCL) for RwMutex-PT-r2000w0010-LTLFireability-13
lola: result : true
lola: markings : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 24 (type EXCL) for 23 RwMutex-PT-r2000w0010-LTLFireability-05
lola: time limit : 389 sec
lola: memory limit: 32 pages
lola: FINISHED task # 24 (type EXCL) for RwMutex-PT-r2000w0010-LTLFireability-05
lola: result : false
lola: markings : 3195
lola: fired transitions : 3223
lola: time used : 1.000000
lola: memory pages used : 1
lola: LAUNCH task # 53 (type EXCL) for 48 RwMutex-PT-r2000w0010-LTLFireability-12
lola: time limit : 438 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r2000w0010-LTLFireability-00: CONJ false state space
RwMutex-PT-r2000w0010-LTLFireability-03: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLFireability-05: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLFireability-07: LTL true LTL model checker
RwMutex-PT-r2000w0010-LTLFireability-08: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLFireability-09: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLFireability-11: CONJ false LTL model checker
RwMutex-PT-r2000w0010-LTLFireability-13: LTL true LTL model checker
RwMutex-PT-r2000w0010-LTLFireability-14: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r2000w0010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-12: CONJ 0 1 1 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 3/438 1/32 RwMutex-PT-r2000w0010-LTLFireability-12 32174 m, 6434 m/sec, 134685 t fired, .
Time elapsed: 95 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r2000w0010-LTLFireability-00: CONJ false state space
RwMutex-PT-r2000w0010-LTLFireability-03: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLFireability-05: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLFireability-07: LTL true LTL model checker
RwMutex-PT-r2000w0010-LTLFireability-08: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLFireability-09: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLFireability-11: CONJ false LTL model checker
RwMutex-PT-r2000w0010-LTLFireability-13: LTL true LTL model checker
RwMutex-PT-r2000w0010-LTLFireability-14: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r2000w0010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-12: CONJ 0 1 1 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 8/438 4/32 RwMutex-PT-r2000w0010-LTLFireability-12 145172 m, 22599 m/sec, 677543 t fired, .
Time elapsed: 100 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r2000w0010-LTLFireability-00: CONJ false state space
RwMutex-PT-r2000w0010-LTLFireability-03: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLFireability-05: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLFireability-07: LTL true LTL model checker
RwMutex-PT-r2000w0010-LTLFireability-08: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLFireability-09: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLFireability-11: CONJ false LTL model checker
RwMutex-PT-r2000w0010-LTLFireability-13: LTL true LTL model checker
RwMutex-PT-r2000w0010-LTLFireability-14: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r2000w0010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-12: CONJ 0 1 1 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 13/438 6/32 RwMutex-PT-r2000w0010-LTLFireability-12 251908 m, 21347 m/sec, 1229993 t fired, .
Time elapsed: 105 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r2000w0010-LTLFireability-00: CONJ false state space
RwMutex-PT-r2000w0010-LTLFireability-03: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLFireability-05: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLFireability-07: LTL true LTL model checker
RwMutex-PT-r2000w0010-LTLFireability-08: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLFireability-09: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLFireability-11: CONJ false LTL model checker
RwMutex-PT-r2000w0010-LTLFireability-13: LTL true LTL model checker
RwMutex-PT-r2000w0010-LTLFireability-14: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r2000w0010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-12: CONJ 0 1 1 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 18/438 9/32 RwMutex-PT-r2000w0010-LTLFireability-12 358694 m, 21357 m/sec, 1788011 t fired, .
Time elapsed: 110 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r2000w0010-LTLFireability-00: CONJ false state space
RwMutex-PT-r2000w0010-LTLFireability-03: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLFireability-05: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLFireability-07: LTL true LTL model checker
RwMutex-PT-r2000w0010-LTLFireability-08: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLFireability-09: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLFireability-11: CONJ false LTL model checker
RwMutex-PT-r2000w0010-LTLFireability-13: LTL true LTL model checker
RwMutex-PT-r2000w0010-LTLFireability-14: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r2000w0010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-12: CONJ 0 1 1 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 23/438 11/32 RwMutex-PT-r2000w0010-LTLFireability-12 466487 m, 21558 m/sec, 2345329 t fired, .
Time elapsed: 115 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r2000w0010-LTLFireability-00: CONJ false state space
RwMutex-PT-r2000w0010-LTLFireability-03: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLFireability-05: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLFireability-07: LTL true LTL model checker
RwMutex-PT-r2000w0010-LTLFireability-08: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLFireability-09: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLFireability-11: CONJ false LTL model checker
RwMutex-PT-r2000w0010-LTLFireability-13: LTL true LTL model checker
RwMutex-PT-r2000w0010-LTLFireability-14: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r2000w0010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-12: CONJ 0 1 1 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 28/438 13/32 RwMutex-PT-r2000w0010-LTLFireability-12 569953 m, 20693 m/sec, 2923347 t fired, .
Time elapsed: 120 secs. Pages in use: 13
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r2000w0010-LTLFireability-00: CONJ false state space
RwMutex-PT-r2000w0010-LTLFireability-03: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLFireability-05: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLFireability-07: LTL true LTL model checker
RwMutex-PT-r2000w0010-LTLFireability-08: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLFireability-09: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLFireability-11: CONJ false LTL model checker
RwMutex-PT-r2000w0010-LTLFireability-13: LTL true LTL model checker
RwMutex-PT-r2000w0010-LTLFireability-14: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r2000w0010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-12: CONJ 0 1 1 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 33/438 16/32 RwMutex-PT-r2000w0010-LTLFireability-12 672861 m, 20581 m/sec, 3506788 t fired, .
Time elapsed: 125 secs. Pages in use: 16
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r2000w0010-LTLFireability-00: CONJ false state space
RwMutex-PT-r2000w0010-LTLFireability-03: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLFireability-05: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLFireability-07: LTL true LTL model checker
RwMutex-PT-r2000w0010-LTLFireability-08: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLFireability-09: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLFireability-11: CONJ false LTL model checker
RwMutex-PT-r2000w0010-LTLFireability-13: LTL true LTL model checker
RwMutex-PT-r2000w0010-LTLFireability-14: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r2000w0010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-12: CONJ 0 1 1 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 38/438 18/32 RwMutex-PT-r2000w0010-LTLFireability-12 780001 m, 21428 m/sec, 4076046 t fired, .
Time elapsed: 130 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r2000w0010-LTLFireability-00: CONJ false state space
RwMutex-PT-r2000w0010-LTLFireability-03: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLFireability-05: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLFireability-07: LTL true LTL model checker
RwMutex-PT-r2000w0010-LTLFireability-08: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLFireability-09: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLFireability-11: CONJ false LTL model checker
RwMutex-PT-r2000w0010-LTLFireability-13: LTL true LTL model checker
RwMutex-PT-r2000w0010-LTLFireability-14: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r2000w0010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-12: CONJ 0 1 1 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 43/438 21/32 RwMutex-PT-r2000w0010-LTLFireability-12 885802 m, 21160 m/sec, 4647846 t fired, .
Time elapsed: 135 secs. Pages in use: 21
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r2000w0010-LTLFireability-00: CONJ false state space
RwMutex-PT-r2000w0010-LTLFireability-03: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLFireability-05: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLFireability-07: LTL true LTL model checker
RwMutex-PT-r2000w0010-LTLFireability-08: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLFireability-09: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLFireability-11: CONJ false LTL model checker
RwMutex-PT-r2000w0010-LTLFireability-13: LTL true LTL model checker
RwMutex-PT-r2000w0010-LTLFireability-14: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r2000w0010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-12: CONJ 0 1 1 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 48/438 23/32 RwMutex-PT-r2000w0010-LTLFireability-12 988320 m, 20503 m/sec, 5228580 t fired, .
Time elapsed: 140 secs. Pages in use: 23
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r2000w0010-LTLFireability-00: CONJ false state space
RwMutex-PT-r2000w0010-LTLFireability-03: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLFireability-05: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLFireability-07: LTL true LTL model checker
RwMutex-PT-r2000w0010-LTLFireability-08: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLFireability-09: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLFireability-11: CONJ false LTL model checker
RwMutex-PT-r2000w0010-LTLFireability-13: LTL true LTL model checker
RwMutex-PT-r2000w0010-LTLFireability-14: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r2000w0010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-12: CONJ 0 1 1 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 53/438 25/32 RwMutex-PT-r2000w0010-LTLFireability-12 1090514 m, 20438 m/sec, 5797534 t fired, .
Time elapsed: 145 secs. Pages in use: 25
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r2000w0010-LTLFireability-00: CONJ false state space
RwMutex-PT-r2000w0010-LTLFireability-03: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLFireability-05: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLFireability-07: LTL true LTL model checker
RwMutex-PT-r2000w0010-LTLFireability-08: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLFireability-09: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLFireability-11: CONJ false LTL model checker
RwMutex-PT-r2000w0010-LTLFireability-13: LTL true LTL model checker
RwMutex-PT-r2000w0010-LTLFireability-14: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r2000w0010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-12: CONJ 0 1 1 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 58/438 27/32 RwMutex-PT-r2000w0010-LTLFireability-12 1160932 m, 14083 m/sec, 6164572 t fired, .
Time elapsed: 150 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r2000w0010-LTLFireability-00: CONJ false state space
RwMutex-PT-r2000w0010-LTLFireability-03: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLFireability-05: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLFireability-07: LTL true LTL model checker
RwMutex-PT-r2000w0010-LTLFireability-08: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLFireability-09: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLFireability-11: CONJ false LTL model checker
RwMutex-PT-r2000w0010-LTLFireability-13: LTL true LTL model checker
RwMutex-PT-r2000w0010-LTLFireability-14: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r2000w0010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-12: CONJ 0 1 1 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 63/438 28/32 RwMutex-PT-r2000w0010-LTLFireability-12 1208248 m, 9463 m/sec, 6419462 t fired, .
Time elapsed: 155 secs. Pages in use: 28
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r2000w0010-LTLFireability-00: CONJ false state space
RwMutex-PT-r2000w0010-LTLFireability-03: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLFireability-05: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLFireability-07: LTL true LTL model checker
RwMutex-PT-r2000w0010-LTLFireability-08: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLFireability-09: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLFireability-11: CONJ false LTL model checker
RwMutex-PT-r2000w0010-LTLFireability-13: LTL true LTL model checker
RwMutex-PT-r2000w0010-LTLFireability-14: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r2000w0010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-12: CONJ 0 1 1 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 70/438 29/32 RwMutex-PT-r2000w0010-LTLFireability-12 1250683 m, 8487 m/sec, 6660215 t fired, .
Time elapsed: 162 secs. Pages in use: 29
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r2000w0010-LTLFireability-00: CONJ false state space
RwMutex-PT-r2000w0010-LTLFireability-03: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLFireability-05: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLFireability-07: LTL true LTL model checker
RwMutex-PT-r2000w0010-LTLFireability-08: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLFireability-09: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLFireability-11: CONJ false LTL model checker
RwMutex-PT-r2000w0010-LTLFireability-13: LTL true LTL model checker
RwMutex-PT-r2000w0010-LTLFireability-14: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r2000w0010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-12: CONJ 0 1 1 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 77/438 30/32 RwMutex-PT-r2000w0010-LTLFireability-12 1314585 m, 12780 m/sec, 7023329 t fired, .
Time elapsed: 169 secs. Pages in use: 30
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r2000w0010-LTLFireability-00: CONJ false state space
RwMutex-PT-r2000w0010-LTLFireability-03: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLFireability-05: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLFireability-07: LTL true LTL model checker
RwMutex-PT-r2000w0010-LTLFireability-08: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLFireability-09: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLFireability-11: CONJ false LTL model checker
RwMutex-PT-r2000w0010-LTLFireability-13: LTL true LTL model checker
RwMutex-PT-r2000w0010-LTLFireability-14: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r2000w0010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-12: CONJ 0 1 1 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 82/438 31/32 RwMutex-PT-r2000w0010-LTLFireability-12 1360460 m, 9175 m/sec, 7280069 t fired, .
Time elapsed: 174 secs. Pages in use: 31
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r2000w0010-LTLFireability-00: CONJ false state space
RwMutex-PT-r2000w0010-LTLFireability-03: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLFireability-05: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLFireability-07: LTL true LTL model checker
RwMutex-PT-r2000w0010-LTLFireability-08: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLFireability-09: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLFireability-11: CONJ false LTL model checker
RwMutex-PT-r2000w0010-LTLFireability-13: LTL true LTL model checker
RwMutex-PT-r2000w0010-LTLFireability-14: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r2000w0010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-12: CONJ 0 1 1 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
53 LTL EXCL 87/438 32/32 RwMutex-PT-r2000w0010-LTLFireability-12 1391789 m, 6265 m/sec, 7462062 t fired, .
Time elapsed: 179 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 53 (type EXCL) for RwMutex-PT-r2000w0010-LTLFireability-12 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r2000w0010-LTLFireability-00: CONJ false state space
RwMutex-PT-r2000w0010-LTLFireability-03: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLFireability-05: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLFireability-07: LTL true LTL model checker
RwMutex-PT-r2000w0010-LTLFireability-08: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLFireability-09: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLFireability-11: CONJ false LTL model checker
RwMutex-PT-r2000w0010-LTLFireability-13: LTL true LTL model checker
RwMutex-PT-r2000w0010-LTLFireability-14: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r2000w0010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-12: CONJ 0 1 0 0 2 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 184 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 51 (type EXCL) for 48 RwMutex-PT-r2000w0010-LTLFireability-12
lola: time limit : 488 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r2000w0010-LTLFireability-00: CONJ false state space
RwMutex-PT-r2000w0010-LTLFireability-03: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLFireability-05: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLFireability-07: LTL true LTL model checker
RwMutex-PT-r2000w0010-LTLFireability-08: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLFireability-09: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLFireability-11: CONJ false LTL model checker
RwMutex-PT-r2000w0010-LTLFireability-13: LTL true LTL model checker
RwMutex-PT-r2000w0010-LTLFireability-14: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r2000w0010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-12: CONJ 0 0 1 0 2 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 LTL EXCL 5/488 1/32 RwMutex-PT-r2000w0010-LTLFireability-12 39365 m, 7873 m/sec, 123118 t fired, .
Time elapsed: 189 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r2000w0010-LTLFireability-00: CONJ false state space
RwMutex-PT-r2000w0010-LTLFireability-03: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLFireability-05: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLFireability-07: LTL true LTL model checker
RwMutex-PT-r2000w0010-LTLFireability-08: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLFireability-09: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLFireability-11: CONJ false LTL model checker
RwMutex-PT-r2000w0010-LTLFireability-13: LTL true LTL model checker
RwMutex-PT-r2000w0010-LTLFireability-14: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r2000w0010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-12: CONJ 0 0 1 0 2 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 LTL EXCL 10/488 3/32 RwMutex-PT-r2000w0010-LTLFireability-12 134390 m, 19005 m/sec, 452199 t fired, .
Time elapsed: 194 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r2000w0010-LTLFireability-00: CONJ false state space
RwMutex-PT-r2000w0010-LTLFireability-03: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLFireability-05: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLFireability-07: LTL true LTL model checker
RwMutex-PT-r2000w0010-LTLFireability-08: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLFireability-09: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLFireability-11: CONJ false LTL model checker
RwMutex-PT-r2000w0010-LTLFireability-13: LTL true LTL model checker
RwMutex-PT-r2000w0010-LTLFireability-14: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r2000w0010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-12: CONJ 0 0 1 0 2 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 LTL EXCL 15/488 4/32 RwMutex-PT-r2000w0010-LTLFireability-12 143830 m, 1888 m/sec, 485010 t fired, .
Time elapsed: 199 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r2000w0010-LTLFireability-00: CONJ false state space
RwMutex-PT-r2000w0010-LTLFireability-03: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLFireability-05: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLFireability-07: LTL true LTL model checker
RwMutex-PT-r2000w0010-LTLFireability-08: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLFireability-09: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLFireability-11: CONJ false LTL model checker
RwMutex-PT-r2000w0010-LTLFireability-13: LTL true LTL model checker
RwMutex-PT-r2000w0010-LTLFireability-14: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r2000w0010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-12: CONJ 0 0 1 0 2 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 LTL EXCL 20/488 5/32 RwMutex-PT-r2000w0010-LTLFireability-12 225352 m, 16304 m/sec, 777096 t fired, .
Time elapsed: 204 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r2000w0010-LTLFireability-00: CONJ false state space
RwMutex-PT-r2000w0010-LTLFireability-03: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLFireability-05: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLFireability-07: LTL true LTL model checker
RwMutex-PT-r2000w0010-LTLFireability-08: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLFireability-09: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLFireability-11: CONJ false LTL model checker
RwMutex-PT-r2000w0010-LTLFireability-13: LTL true LTL model checker
RwMutex-PT-r2000w0010-LTLFireability-14: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r2000w0010-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-04: CONJ 0 2 0 0 2 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLFireability-12: CONJ 0 0 1 0 2 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 LTL EXCL 26/488 6/32 RwMutex-PT-r2000w0010-LTLFireability-12 243015 m, 3532 m/sec, 842122 t fired, .
Time elapsed: 210 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r2000w0010-LTLFireability-00: CONJ false state space
/home/mcc/BenchKit/bin//../lola/bin//../BenchKit_head.sh: line 63: 375 Killed lola --conf=$BIN_DIR/configfiles/ltlfireabilityconf --formula=$DIR/LTLFireability.xml --verdictfile=$DIR/GenericPropertiesVerdict.xml $DIR/model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="RwMutex-PT-r2000w0010"
export BK_EXAMINATION="LTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lola"
echo " Input is RwMutex-PT-r2000w0010, examination is LTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r358-smll-167891807400196"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/RwMutex-PT-r2000w0010.tgz
mv RwMutex-PT-r2000w0010 execution
cd execution
if [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "UpperBounds" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] || [ "LTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;