About the Execution of LoLA for RwMutex-PT-r2000w0010
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 16224.815 | 233277.00 | 319132.00 | 15346.70 | F?????FTTTF?FFF? | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2023-input.r358-smll-167891807400195.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lola
Input is RwMutex-PT-r2000w0010, examination is LTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r358-smll-167891807400195
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 4.9M
-rw-r--r-- 1 mcc users 8.0K Feb 25 22:54 CTLCardinality.txt
-rw-r--r-- 1 mcc users 90K Feb 25 22:54 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.5K Feb 25 22:47 CTLFireability.txt
-rw-r--r-- 1 mcc users 48K Feb 25 22:47 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:41 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.5K Jan 29 11:41 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.4K Feb 25 16:49 LTLCardinality.txt
-rw-r--r-- 1 mcc users 23K Feb 25 16:49 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.5K Feb 25 16:49 LTLFireability.txt
-rw-r--r-- 1 mcc users 21K Feb 25 16:49 LTLFireability.xml
-rw-r--r-- 1 mcc users 13K Feb 25 23:21 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 134K Feb 25 23:21 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 11K Feb 25 23:06 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 95K Feb 25 23:06 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.7K Feb 25 16:49 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Feb 25 16:49 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 equiv_col
-rw-r--r-- 1 mcc users 11 Mar 5 18:23 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 iscolored
-rw-r--r-- 1 mcc users 4.4M Mar 5 18:23 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME RwMutex-PT-r2000w0010-LTLCardinality-00
FORMULA_NAME RwMutex-PT-r2000w0010-LTLCardinality-01
FORMULA_NAME RwMutex-PT-r2000w0010-LTLCardinality-02
FORMULA_NAME RwMutex-PT-r2000w0010-LTLCardinality-03
FORMULA_NAME RwMutex-PT-r2000w0010-LTLCardinality-04
FORMULA_NAME RwMutex-PT-r2000w0010-LTLCardinality-05
FORMULA_NAME RwMutex-PT-r2000w0010-LTLCardinality-06
FORMULA_NAME RwMutex-PT-r2000w0010-LTLCardinality-07
FORMULA_NAME RwMutex-PT-r2000w0010-LTLCardinality-08
FORMULA_NAME RwMutex-PT-r2000w0010-LTLCardinality-09
FORMULA_NAME RwMutex-PT-r2000w0010-LTLCardinality-10
FORMULA_NAME RwMutex-PT-r2000w0010-LTLCardinality-11
FORMULA_NAME RwMutex-PT-r2000w0010-LTLCardinality-12
FORMULA_NAME RwMutex-PT-r2000w0010-LTLCardinality-13
FORMULA_NAME RwMutex-PT-r2000w0010-LTLCardinality-14
FORMULA_NAME RwMutex-PT-r2000w0010-LTLCardinality-15
=== Now, execution of the tool begins
BK_START 1678981121132
bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lola
BK_EXAMINATION=LTLCardinality
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=RwMutex-PT-r2000w0010
Not applying reductions.
Model is PT
LTLCardinality PT
starting LoLA
BK_INPUT RwMutex-PT-r2000w0010
BK_EXAMINATION: LTLCardinality
bin directory: /home/mcc/BenchKit/bin//../lola/bin/
current directory: /home/mcc/execution
LTLCardinality
FORMULA RwMutex-PT-r2000w0010-LTLCardinality-07 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA RwMutex-PT-r2000w0010-LTLCardinality-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA RwMutex-PT-r2000w0010-LTLCardinality-08 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA RwMutex-PT-r2000w0010-LTLCardinality-09 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA RwMutex-PT-r2000w0010-LTLCardinality-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA RwMutex-PT-r2000w0010-LTLCardinality-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA RwMutex-PT-r2000w0010-LTLCardinality-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA RwMutex-PT-r2000w0010-LTLCardinality-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA RwMutex-PT-r2000w0010-LTLCardinality-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1678981354409
--------------------
content from stderr:
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/LTLCardinality.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:352
lola: rewrite Frontend/Parser/formula_rewrite.k:433
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:349
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:409
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:433
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:370
lola: rewrite Frontend/Parser/formula_rewrite.k:376
lola: rewrite Frontend/Parser/formula_rewrite.k:349
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:430
lola: rewrite Frontend/Parser/formula_rewrite.k:352
lola: rewrite Frontend/Parser/formula_rewrite.k:349
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:409
lola: rewrite Frontend/Parser/formula_rewrite.k:376
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:352
lola: rewrite Frontend/Parser/formula_rewrite.k:352
lola: rewrite Frontend/Parser/formula_rewrite.k:376
lola: rewrite Frontend/Parser/formula_rewrite.k:376
lola: rewrite Frontend/Parser/formula_rewrite.k:352
lola: rewrite Frontend/Parser/formula_rewrite.k:433
lola: rewrite Frontend/Parser/formula_rewrite.k:535
lola: rewrite Frontend/Parser/formula_rewrite.k:352
lola: rewrite Frontend/Parser/formula_rewrite.k:352
lola: rewrite Frontend/Parser/formula_rewrite.k:349
lola: rewrite Frontend/Parser/formula_rewrite.k:521
lola: rewrite Frontend/Parser/formula_rewrite.k:535
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:352
lola: rewrite Frontend/Parser/formula_rewrite.k:349
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: Created skeleton in 1.000000 secs.
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: ASSUMEDDEADLOCKFREE
lola: LAUNCH task # 60 (type SKEL/SRCH) for 3 RwMutex-PT-r2000w0010-LTLCardinality-01
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 60 (type SKEL/SRCH) for RwMutex-PT-r2000w0010-LTLCardinality-01
lola: result : false
lola: markings : 4
lola: fired transitions : 4
lola: time used : 0.000000
lola: memory pages used : 1
lola: Created skeleton in 0.000000 secs.
lola: ASSUMEDDEADLOCKFREE
lola: LAUNCH task # 61 (type SKEL/SRCH) for 6 RwMutex-PT-r2000w0010-LTLCardinality-02
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 61 (type SKEL/SRCH) for RwMutex-PT-r2000w0010-LTLCardinality-02
lola: result : false
lola: markings : 2002
lola: fired transitions : 2002
lola: time used : 0.000000
lola: memory pages used : 1
lola: Created skeleton in 1.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: ASSUMEDDEADLOCKFREE
lola: LAUNCH task # 62 (type SKEL/SRCH) for 0 RwMutex-PT-r2000w0010-LTLCardinality-00
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 62 (type SKEL/SRCH) for RwMutex-PT-r2000w0010-LTLCardinality-00
lola: result : false
lola: markings : 2002
lola: fired transitions : 2002
lola: time used : 0.000000
lola: memory pages used : 1
lola: Created skeleton in 0.000000 secs.
lola: ASSUMEDDEADLOCKFREE
lola: LAUNCH task # 63 (type SKEL/SRCH) for 22 RwMutex-PT-r2000w0010-LTLCardinality-06
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 63 (type SKEL/SRCH) for RwMutex-PT-r2000w0010-LTLCardinality-06
lola: result : false
lola: markings : 3
lola: fired transitions : 3
lola: time used : 0.000000
lola: memory pages used : 1
lola: Created skeleton in 0.000000 secs.
lola: ASSUMEDDEADLOCKFREE
lola: ASSUMEDDEADLOCKFREE
lola: LAUNCH task # 64 (type SKEL/SRCH) for 15 RwMutex-PT-r2000w0010-LTLCardinality-05
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 65 (type SKEL/SRCH) for 9 RwMutex-PT-r2000w0010-LTLCardinality-03
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 65 (type SKEL/SRCH) for RwMutex-PT-r2000w0010-LTLCardinality-03
lola: result : false
lola: markings : 2005
lola: fired transitions : 2005
lola: time used : 0.000000
lola: memory pages used : 1
lola: FINISHED task # 64 (type SKEL/SRCH) for RwMutex-PT-r2000w0010-LTLCardinality-05
lola: result : false
lola: markings : 4010
lola: fired transitions : 6012
lola: time used : 0.000000
lola: memory pages used : 1
lola: Created skeleton in 0.000000 secs.
lola: ASSUMEDDEADLOCKFREE
lola: LAUNCH task # 66 (type SKEL/SRCH) for 25 RwMutex-PT-r2000w0010-LTLCardinality-07
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 66 (type SKEL/SRCH) for RwMutex-PT-r2000w0010-LTLCardinality-07
lola: result : true
lola: markings : 7
lola: fired transitions : 6
lola: time used : 0.000000
lola: memory pages used : 1
lola: Created skeleton in 1.000000 secs.
lola: ASSUMEDDEADLOCKFREE
lola: LAUNCH task # 67 (type SKEL/SRCH) for 15 RwMutex-PT-r2000w0010-LTLCardinality-05
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 67 (type SKEL/SRCH) for RwMutex-PT-r2000w0010-LTLCardinality-05
lola: result : false
lola: markings : 10
lola: fired transitions : 11
lola: time used : 0.000000
lola: memory pages used : 1
lola: Created skeleton in 0.000000 secs.
lola: ASSUMEDDEADLOCKFREE
lola: LAUNCH task # 68 (type SKEL/SRCH) for 34 RwMutex-PT-r2000w0010-LTLCardinality-10
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 68 (type SKEL/SRCH) for RwMutex-PT-r2000w0010-LTLCardinality-10
lola: result : false
lola: markings : 11
lola: fired transitions : 17
lola: time used : 0.000000
lola: memory pages used : 1
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r2000w0010-LTLCardinality-07: LTL true skeleton: LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r2000w0010-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-04: LTL 0 0 0 0 0 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-05: CONJ 0 0 0 0 2 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-06: LTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-09: F 0 0 0 0 0 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-10: LTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-11: LTL 0 0 0 0 0 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-12: CONJ 0 0 0 0 0 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-14: CONJ 0 0 0 0 0 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 66 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 0.000000 secs.
lola: ASSUMEDDEADLOCKFREE
lola: LAUNCH task # 69 (type SKEL/SRCH) for 37 RwMutex-PT-r2000w0010-LTLCardinality-11
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 69 (type SKEL/SRCH) for RwMutex-PT-r2000w0010-LTLCardinality-11
lola: result : false
lola: markings : 8029
lola: fired transitions : 14066
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH INITIAL
lola: LAUNCH task # 53 (type CNST) for 50 RwMutex-PT-r2000w0010-LTLCardinality-14
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: FINISHED task # 53 (type CNST) for RwMutex-PT-r2000w0010-LTLCardinality-14
lola: result : false
lola: Created skeleton in 1.000000 secs.
lola: ASSUMEDDEADLOCKFREE
lola: LAUNCH task # 70 (type SKEL/SRCH) for 12 RwMutex-PT-r2000w0010-LTLCardinality-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 70 (type SKEL/SRCH) for RwMutex-PT-r2000w0010-LTLCardinality-04
lola: result : false
lola: markings : 15985
lola: fired transitions : 19980
lola: time used : 0.000000
lola: memory pages used : 1
lola: Created skeleton in 1.000000 secs.
lola: ASSUMEDDEADLOCKFREE
lola: LAUNCH task # 71 (type SKEL/SRCH) for 28 RwMutex-PT-r2000w0010-LTLCardinality-08
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 71 (type SKEL/SRCH) for RwMutex-PT-r2000w0010-LTLCardinality-08
lola: result : true
lola: markings : 8
lola: fired transitions : 7
lola: time used : 0.000000
lola: memory pages used : 1
lola: Created skeleton in 1.000000 secs.
lola: ASSUMEDDEADLOCKFREE
lola: rewrite Frontend/Parser/formula_rewrite.k:749
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 73 (type SKEL/SRCH) for 31 RwMutex-PT-r2000w0010-LTLCardinality-09
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 73 (type SKEL/SRCH) for RwMutex-PT-r2000w0010-LTLCardinality-09
lola: result : false
lola: markings : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: Created skeleton in 1.000000 secs.
lola: ASSUMEDDEADLOCKFREE
lola: LAUNCH task # 74 (type SKEL/SRCH) for 40 RwMutex-PT-r2000w0010-LTLCardinality-12
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 74 (type SKEL/SRCH) for RwMutex-PT-r2000w0010-LTLCardinality-12
lola: result : true
lola: markings : 5
lola: fired transitions : 4
lola: time used : 0.000000
lola: memory pages used : 1
lola: Created skeleton in 1.000000 secs.
lola: ASSUMEDDEADLOCKFREE
lola: LAUNCH task # 75 (type SKEL/SRCH) for 40 RwMutex-PT-r2000w0010-LTLCardinality-12
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 75 (type SKEL/SRCH) for RwMutex-PT-r2000w0010-LTLCardinality-12
lola: result : false
lola: markings : 8
lola: fired transitions : 15
lola: time used : 0.000000
lola: memory pages used : 1
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r2000w0010-LTLCardinality-07: LTL true skeleton: LTL model checker
RwMutex-PT-r2000w0010-LTLCardinality-08: LTL true skeleton: LTL model checker
RwMutex-PT-r2000w0010-LTLCardinality-09: F true skeleton: state space / EG
RwMutex-PT-r2000w0010-LTLCardinality-14: CONJ false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r2000w0010-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-05: CONJ 0 0 0 0 2 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-06: LTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-10: LTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-11: LTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-12: CONJ 0 0 0 0 2 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 71 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 1.000000 secs.
lola: ASSUMEDDEADLOCKFREE
lola: LAUNCH task # 76 (type SKEL/SRCH) for 47 RwMutex-PT-r2000w0010-LTLCardinality-13
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 76 (type SKEL/SRCH) for RwMutex-PT-r2000w0010-LTLCardinality-13
lola: result : false
lola: markings : 3
lola: fired transitions : 4
lola: time used : 0.000000
lola: memory pages used : 1
lola: Created skeleton in 1.000000 secs.
lola: ASSUMEDDEADLOCKFREE
lola: Created skeleton in 1.000000 secs.
lola: ASSUMEDDEADLOCKFREE
lola: LAUNCH task # 78 (type SKEL/SRCH) for 57 RwMutex-PT-r2000w0010-LTLCardinality-15
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 78 (type SKEL/SRCH) for RwMutex-PT-r2000w0010-LTLCardinality-15
lola: result : false
lola: markings : 4
lola: fired transitions : 4
lola: time used : 0.000000
lola: memory pages used : 1
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r2000w0010-LTLCardinality-07: LTL true skeleton: LTL model checker
RwMutex-PT-r2000w0010-LTLCardinality-08: LTL true skeleton: LTL model checker
RwMutex-PT-r2000w0010-LTLCardinality-09: F true skeleton: state space / EG
RwMutex-PT-r2000w0010-LTLCardinality-14: CONJ false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r2000w0010-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-05: CONJ 0 0 0 0 2 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-06: LTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-10: LTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-11: LTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-12: CONJ 0 0 0 0 2 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 76 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
lola: LAUNCH task # 43 (type EXCL) for 40 RwMutex-PT-r2000w0010-LTLCardinality-12
lola: time limit : 271 sec
lola: memory limit: 32 pages
lola: FINISHED task # 43 (type EXCL) for RwMutex-PT-r2000w0010-LTLCardinality-12
lola: result : false
lola: markings : 2
lola: fired transitions : 3
lola: time used : 0.000000
lola: memory pages used : 1
lola: planning for RwMutex-PT-r2000w0010-LTLCardinality-09 stopped (result already fixed).
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r2000w0010-LTLCardinality-07: LTL true skeleton: LTL model checker
RwMutex-PT-r2000w0010-LTLCardinality-08: LTL true skeleton: LTL model checker
RwMutex-PT-r2000w0010-LTLCardinality-09: F true skeleton: state space / EG
RwMutex-PT-r2000w0010-LTLCardinality-12: CONJ false LTL model checker
RwMutex-PT-r2000w0010-LTLCardinality-14: CONJ false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r2000w0010-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-05: CONJ 0 0 0 0 2 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-06: LTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-10: LTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-11: LTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 81 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
lola: planning for RwMutex-PT-r2000w0010-LTLCardinality-08 stopped (result already fixed).
lola: planning for (null) stopped (result already fixed).
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r2000w0010-LTLCardinality-07: LTL true skeleton: LTL model checker
RwMutex-PT-r2000w0010-LTLCardinality-08: LTL true skeleton: LTL model checker
RwMutex-PT-r2000w0010-LTLCardinality-09: F true skeleton: state space / EG
RwMutex-PT-r2000w0010-LTLCardinality-12: CONJ false LTL model checker
RwMutex-PT-r2000w0010-LTLCardinality-14: CONJ false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r2000w0010-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-05: CONJ 0 0 0 0 2 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-06: LTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-10: LTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-11: LTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 86 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
lola: planning for (null) stopped (result already fixed).
lola: planning for RwMutex-PT-r2000w0010-LTLCardinality-07 stopped (result already fixed).
lola: LAUNCH task # 35 (type EXCL) for 34 RwMutex-PT-r2000w0010-LTLCardinality-10
lola: time limit : 292 sec
lola: memory limit: 32 pages
lola: FINISHED task # 35 (type EXCL) for RwMutex-PT-r2000w0010-LTLCardinality-10
lola: result : false
lola: markings : 7
lola: fired transitions : 2722
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 23 (type EXCL) for 22 RwMutex-PT-r2000w0010-LTLCardinality-06
lola: time limit : 319 sec
lola: memory limit: 32 pages
lola: FINISHED task # 23 (type EXCL) for RwMutex-PT-r2000w0010-LTLCardinality-06
lola: result : false
lola: markings : 2
lola: fired transitions : 2
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 48 (type EXCL) for 47 RwMutex-PT-r2000w0010-LTLCardinality-13
lola: time limit : 351 sec
lola: memory limit: 32 pages
lola: FINISHED task # 48 (type EXCL) for RwMutex-PT-r2000w0010-LTLCardinality-13
lola: result : false
lola: markings : 2
lola: fired transitions : 3
lola: time used : 0.000000
lola: memory pages used : 1
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r2000w0010-LTLCardinality-06: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLCardinality-07: LTL true skeleton: LTL model checker
RwMutex-PT-r2000w0010-LTLCardinality-08: LTL true skeleton: LTL model checker
RwMutex-PT-r2000w0010-LTLCardinality-09: F true skeleton: state space / EG
RwMutex-PT-r2000w0010-LTLCardinality-10: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLCardinality-12: CONJ false LTL model checker
RwMutex-PT-r2000w0010-LTLCardinality-13: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLCardinality-14: CONJ false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r2000w0010-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-05: CONJ 0 0 0 0 2 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-11: LTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 91 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r2000w0010-LTLCardinality-06: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLCardinality-07: LTL true skeleton: LTL model checker
RwMutex-PT-r2000w0010-LTLCardinality-08: LTL true skeleton: LTL model checker
RwMutex-PT-r2000w0010-LTLCardinality-09: F true skeleton: state space / EG
RwMutex-PT-r2000w0010-LTLCardinality-10: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLCardinality-12: CONJ false LTL model checker
RwMutex-PT-r2000w0010-LTLCardinality-13: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLCardinality-14: CONJ false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r2000w0010-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-05: CONJ 0 0 0 0 2 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-11: LTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 96 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
lola: LAUNCH task # 1 (type EXCL) for 0 RwMutex-PT-r2000w0010-LTLCardinality-00
lola: time limit : 389 sec
lola: memory limit: 32 pages
lola: FINISHED task # 1 (type EXCL) for RwMutex-PT-r2000w0010-LTLCardinality-00
lola: result : false
lola: markings : 513
lola: fired transitions : 513
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 13 (type EXCL) for 12 RwMutex-PT-r2000w0010-LTLCardinality-04
lola: time limit : 437 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r2000w0010-LTLCardinality-00: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLCardinality-06: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLCardinality-07: LTL true skeleton: LTL model checker
RwMutex-PT-r2000w0010-LTLCardinality-08: LTL true skeleton: LTL model checker
RwMutex-PT-r2000w0010-LTLCardinality-09: F true skeleton: state space / EG
RwMutex-PT-r2000w0010-LTLCardinality-10: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLCardinality-12: CONJ false LTL model checker
RwMutex-PT-r2000w0010-LTLCardinality-13: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLCardinality-14: CONJ false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r2000w0010-LTLCardinality-01: LTL 1 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-05: CONJ 0 1 0 0 2 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 LTL EXCL 3/437 1/32 RwMutex-PT-r2000w0010-LTLCardinality-04 20528 m, 4105 m/sec, 20539 t fired, .
Time elapsed: 101 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r2000w0010-LTLCardinality-00: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLCardinality-06: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLCardinality-07: LTL true skeleton: LTL model checker
RwMutex-PT-r2000w0010-LTLCardinality-08: LTL true skeleton: LTL model checker
RwMutex-PT-r2000w0010-LTLCardinality-09: F true skeleton: state space / EG
RwMutex-PT-r2000w0010-LTLCardinality-10: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLCardinality-12: CONJ false LTL model checker
RwMutex-PT-r2000w0010-LTLCardinality-13: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLCardinality-14: CONJ false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r2000w0010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 LTL EXCL 8/437 1/32 RwMutex-PT-r2000w0010-LTLCardinality-04 110567 m, 18007 m/sec, 110667 t fired, .
Time elapsed: 106 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r2000w0010-LTLCardinality-00: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLCardinality-06: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLCardinality-07: LTL true skeleton: LTL model checker
RwMutex-PT-r2000w0010-LTLCardinality-08: LTL true skeleton: LTL model checker
RwMutex-PT-r2000w0010-LTLCardinality-09: F true skeleton: state space / EG
RwMutex-PT-r2000w0010-LTLCardinality-10: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLCardinality-12: CONJ false LTL model checker
RwMutex-PT-r2000w0010-LTLCardinality-13: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLCardinality-14: CONJ false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r2000w0010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 LTL EXCL 13/437 2/32 RwMutex-PT-r2000w0010-LTLCardinality-04 201534 m, 18193 m/sec, 201726 t fired, .
Time elapsed: 111 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r2000w0010-LTLCardinality-00: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLCardinality-06: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLCardinality-07: LTL true skeleton: LTL model checker
RwMutex-PT-r2000w0010-LTLCardinality-08: LTL true skeleton: LTL model checker
RwMutex-PT-r2000w0010-LTLCardinality-09: F true skeleton: state space / EG
RwMutex-PT-r2000w0010-LTLCardinality-10: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLCardinality-12: CONJ false LTL model checker
RwMutex-PT-r2000w0010-LTLCardinality-13: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLCardinality-14: CONJ false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r2000w0010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 LTL EXCL 18/437 3/32 RwMutex-PT-r2000w0010-LTLCardinality-04 296916 m, 19076 m/sec, 297203 t fired, .
Time elapsed: 116 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r2000w0010-LTLCardinality-00: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLCardinality-06: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLCardinality-07: LTL true skeleton: LTL model checker
RwMutex-PT-r2000w0010-LTLCardinality-08: LTL true skeleton: LTL model checker
RwMutex-PT-r2000w0010-LTLCardinality-09: F true skeleton: state space / EG
RwMutex-PT-r2000w0010-LTLCardinality-10: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLCardinality-12: CONJ false LTL model checker
RwMutex-PT-r2000w0010-LTLCardinality-13: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLCardinality-14: CONJ false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r2000w0010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 LTL EXCL 23/437 4/32 RwMutex-PT-r2000w0010-LTLCardinality-04 396472 m, 19911 m/sec, 396859 t fired, .
Time elapsed: 121 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r2000w0010-LTLCardinality-00: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLCardinality-06: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLCardinality-07: LTL true skeleton: LTL model checker
RwMutex-PT-r2000w0010-LTLCardinality-08: LTL true skeleton: LTL model checker
RwMutex-PT-r2000w0010-LTLCardinality-09: F true skeleton: state space / EG
RwMutex-PT-r2000w0010-LTLCardinality-10: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLCardinality-12: CONJ false LTL model checker
RwMutex-PT-r2000w0010-LTLCardinality-13: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLCardinality-14: CONJ false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r2000w0010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 LTL EXCL 28/437 5/32 RwMutex-PT-r2000w0010-LTLCardinality-04 499527 m, 20611 m/sec, 500019 t fired, .
Time elapsed: 126 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r2000w0010-LTLCardinality-00: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLCardinality-06: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLCardinality-07: LTL true skeleton: LTL model checker
RwMutex-PT-r2000w0010-LTLCardinality-08: LTL true skeleton: LTL model checker
RwMutex-PT-r2000w0010-LTLCardinality-09: F true skeleton: state space / EG
RwMutex-PT-r2000w0010-LTLCardinality-10: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLCardinality-12: CONJ false LTL model checker
RwMutex-PT-r2000w0010-LTLCardinality-13: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLCardinality-14: CONJ false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r2000w0010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 LTL EXCL 33/437 6/32 RwMutex-PT-r2000w0010-LTLCardinality-04 607364 m, 21567 m/sec, 607964 t fired, .
Time elapsed: 131 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r2000w0010-LTLCardinality-00: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLCardinality-06: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLCardinality-07: LTL true skeleton: LTL model checker
RwMutex-PT-r2000w0010-LTLCardinality-08: LTL true skeleton: LTL model checker
RwMutex-PT-r2000w0010-LTLCardinality-09: F true skeleton: state space / EG
RwMutex-PT-r2000w0010-LTLCardinality-10: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLCardinality-12: CONJ false LTL model checker
RwMutex-PT-r2000w0010-LTLCardinality-13: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLCardinality-14: CONJ false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r2000w0010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 LTL EXCL 38/437 7/32 RwMutex-PT-r2000w0010-LTLCardinality-04 715940 m, 21715 m/sec, 716647 t fired, .
Time elapsed: 136 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r2000w0010-LTLCardinality-00: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLCardinality-06: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLCardinality-07: LTL true skeleton: LTL model checker
RwMutex-PT-r2000w0010-LTLCardinality-08: LTL true skeleton: LTL model checker
RwMutex-PT-r2000w0010-LTLCardinality-09: F true skeleton: state space / EG
RwMutex-PT-r2000w0010-LTLCardinality-10: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLCardinality-12: CONJ false LTL model checker
RwMutex-PT-r2000w0010-LTLCardinality-13: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLCardinality-14: CONJ false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r2000w0010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 LTL EXCL 43/437 9/32 RwMutex-PT-r2000w0010-LTLCardinality-04 821366 m, 21085 m/sec, 822178 t fired, .
Time elapsed: 141 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r2000w0010-LTLCardinality-00: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLCardinality-06: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLCardinality-07: LTL true skeleton: LTL model checker
RwMutex-PT-r2000w0010-LTLCardinality-08: LTL true skeleton: LTL model checker
RwMutex-PT-r2000w0010-LTLCardinality-09: F true skeleton: state space / EG
RwMutex-PT-r2000w0010-LTLCardinality-10: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLCardinality-12: CONJ false LTL model checker
RwMutex-PT-r2000w0010-LTLCardinality-13: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLCardinality-14: CONJ false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r2000w0010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 LTL EXCL 48/437 9/32 RwMutex-PT-r2000w0010-LTLCardinality-04 918930 m, 19512 m/sec, 919841 t fired, .
Time elapsed: 146 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r2000w0010-LTLCardinality-00: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLCardinality-06: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLCardinality-07: LTL true skeleton: LTL model checker
RwMutex-PT-r2000w0010-LTLCardinality-08: LTL true skeleton: LTL model checker
RwMutex-PT-r2000w0010-LTLCardinality-09: F true skeleton: state space / EG
RwMutex-PT-r2000w0010-LTLCardinality-10: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLCardinality-12: CONJ false LTL model checker
RwMutex-PT-r2000w0010-LTLCardinality-13: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLCardinality-14: CONJ false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r2000w0010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 LTL EXCL 53/437 10/32 RwMutex-PT-r2000w0010-LTLCardinality-04 1023977 m, 21009 m/sec, 1024993 t fired, .
Time elapsed: 151 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r2000w0010-LTLCardinality-00: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLCardinality-06: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLCardinality-07: LTL true skeleton: LTL model checker
RwMutex-PT-r2000w0010-LTLCardinality-08: LTL true skeleton: LTL model checker
RwMutex-PT-r2000w0010-LTLCardinality-09: F true skeleton: state space / EG
RwMutex-PT-r2000w0010-LTLCardinality-10: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLCardinality-12: CONJ false LTL model checker
RwMutex-PT-r2000w0010-LTLCardinality-13: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLCardinality-14: CONJ false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r2000w0010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 LTL EXCL 58/437 11/32 RwMutex-PT-r2000w0010-LTLCardinality-04 1130149 m, 21234 m/sec, 1131269 t fired, .
Time elapsed: 156 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r2000w0010-LTLCardinality-00: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLCardinality-06: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLCardinality-07: LTL true skeleton: LTL model checker
RwMutex-PT-r2000w0010-LTLCardinality-08: LTL true skeleton: LTL model checker
RwMutex-PT-r2000w0010-LTLCardinality-09: F true skeleton: state space / EG
RwMutex-PT-r2000w0010-LTLCardinality-10: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLCardinality-12: CONJ false LTL model checker
RwMutex-PT-r2000w0010-LTLCardinality-13: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLCardinality-14: CONJ false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r2000w0010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 LTL EXCL 63/437 12/32 RwMutex-PT-r2000w0010-LTLCardinality-04 1236547 m, 21279 m/sec, 1237774 t fired, .
Time elapsed: 161 secs. Pages in use: 12
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r2000w0010-LTLCardinality-00: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLCardinality-06: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLCardinality-07: LTL true skeleton: LTL model checker
RwMutex-PT-r2000w0010-LTLCardinality-08: LTL true skeleton: LTL model checker
RwMutex-PT-r2000w0010-LTLCardinality-09: F true skeleton: state space / EG
RwMutex-PT-r2000w0010-LTLCardinality-10: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLCardinality-12: CONJ false LTL model checker
RwMutex-PT-r2000w0010-LTLCardinality-13: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLCardinality-14: CONJ false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r2000w0010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 LTL EXCL 68/437 14/32 RwMutex-PT-r2000w0010-LTLCardinality-04 1344874 m, 21665 m/sec, 1346209 t fired, .
Time elapsed: 166 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r2000w0010-LTLCardinality-00: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLCardinality-06: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLCardinality-07: LTL true skeleton: LTL model checker
RwMutex-PT-r2000w0010-LTLCardinality-08: LTL true skeleton: LTL model checker
RwMutex-PT-r2000w0010-LTLCardinality-09: F true skeleton: state space / EG
RwMutex-PT-r2000w0010-LTLCardinality-10: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLCardinality-12: CONJ false LTL model checker
RwMutex-PT-r2000w0010-LTLCardinality-13: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLCardinality-14: CONJ false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r2000w0010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 LTL EXCL 73/437 15/32 RwMutex-PT-r2000w0010-LTLCardinality-04 1458308 m, 22686 m/sec, 1459755 t fired, .
Time elapsed: 171 secs. Pages in use: 15
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r2000w0010-LTLCardinality-00: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLCardinality-06: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLCardinality-07: LTL true skeleton: LTL model checker
RwMutex-PT-r2000w0010-LTLCardinality-08: LTL true skeleton: LTL model checker
RwMutex-PT-r2000w0010-LTLCardinality-09: F true skeleton: state space / EG
RwMutex-PT-r2000w0010-LTLCardinality-10: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLCardinality-12: CONJ false LTL model checker
RwMutex-PT-r2000w0010-LTLCardinality-13: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLCardinality-14: CONJ false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r2000w0010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 LTL EXCL 78/437 15/32 RwMutex-PT-r2000w0010-LTLCardinality-04 1494074 m, 7153 m/sec, 1495557 t fired, .
Time elapsed: 176 secs. Pages in use: 15
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r2000w0010-LTLCardinality-00: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLCardinality-06: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLCardinality-07: LTL true skeleton: LTL model checker
RwMutex-PT-r2000w0010-LTLCardinality-08: LTL true skeleton: LTL model checker
RwMutex-PT-r2000w0010-LTLCardinality-09: F true skeleton: state space / EG
RwMutex-PT-r2000w0010-LTLCardinality-10: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLCardinality-12: CONJ false LTL model checker
RwMutex-PT-r2000w0010-LTLCardinality-13: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLCardinality-14: CONJ false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r2000w0010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 LTL EXCL 83/437 16/32 RwMutex-PT-r2000w0010-LTLCardinality-04 1538138 m, 8812 m/sec, 1539666 t fired, .
Time elapsed: 181 secs. Pages in use: 16
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r2000w0010-LTLCardinality-00: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLCardinality-06: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLCardinality-07: LTL true skeleton: LTL model checker
RwMutex-PT-r2000w0010-LTLCardinality-08: LTL true skeleton: LTL model checker
RwMutex-PT-r2000w0010-LTLCardinality-09: F true skeleton: state space / EG
RwMutex-PT-r2000w0010-LTLCardinality-10: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLCardinality-12: CONJ false LTL model checker
RwMutex-PT-r2000w0010-LTLCardinality-13: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLCardinality-14: CONJ false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r2000w0010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 LTL EXCL 88/437 16/32 RwMutex-PT-r2000w0010-LTLCardinality-04 1577244 m, 7821 m/sec, 1578811 t fired, .
Time elapsed: 186 secs. Pages in use: 16
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r2000w0010-LTLCardinality-00: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLCardinality-06: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLCardinality-07: LTL true skeleton: LTL model checker
RwMutex-PT-r2000w0010-LTLCardinality-08: LTL true skeleton: LTL model checker
RwMutex-PT-r2000w0010-LTLCardinality-09: F true skeleton: state space / EG
RwMutex-PT-r2000w0010-LTLCardinality-10: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLCardinality-12: CONJ false LTL model checker
RwMutex-PT-r2000w0010-LTLCardinality-13: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLCardinality-14: CONJ false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r2000w0010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 LTL EXCL 93/437 17/32 RwMutex-PT-r2000w0010-LTLCardinality-04 1630713 m, 10693 m/sec, 1632332 t fired, .
Time elapsed: 191 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r2000w0010-LTLCardinality-00: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLCardinality-06: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLCardinality-07: LTL true skeleton: LTL model checker
RwMutex-PT-r2000w0010-LTLCardinality-08: LTL true skeleton: LTL model checker
RwMutex-PT-r2000w0010-LTLCardinality-09: F true skeleton: state space / EG
RwMutex-PT-r2000w0010-LTLCardinality-10: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLCardinality-12: CONJ false LTL model checker
RwMutex-PT-r2000w0010-LTLCardinality-13: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLCardinality-14: CONJ false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r2000w0010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 LTL EXCL 98/437 17/32 RwMutex-PT-r2000w0010-LTLCardinality-04 1679049 m, 9667 m/sec, 1680716 t fired, .
Time elapsed: 196 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r2000w0010-LTLCardinality-00: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLCardinality-06: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLCardinality-07: LTL true skeleton: LTL model checker
RwMutex-PT-r2000w0010-LTLCardinality-08: LTL true skeleton: LTL model checker
RwMutex-PT-r2000w0010-LTLCardinality-09: F true skeleton: state space / EG
RwMutex-PT-r2000w0010-LTLCardinality-10: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLCardinality-12: CONJ false LTL model checker
RwMutex-PT-r2000w0010-LTLCardinality-13: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLCardinality-14: CONJ false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r2000w0010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 LTL EXCL 103/437 18/32 RwMutex-PT-r2000w0010-LTLCardinality-04 1709165 m, 6023 m/sec, 1710864 t fired, .
Time elapsed: 201 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r2000w0010-LTLCardinality-00: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLCardinality-06: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLCardinality-07: LTL true skeleton: LTL model checker
RwMutex-PT-r2000w0010-LTLCardinality-08: LTL true skeleton: LTL model checker
RwMutex-PT-r2000w0010-LTLCardinality-09: F true skeleton: state space / EG
RwMutex-PT-r2000w0010-LTLCardinality-10: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLCardinality-12: CONJ false LTL model checker
RwMutex-PT-r2000w0010-LTLCardinality-13: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLCardinality-14: CONJ false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r2000w0010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 LTL EXCL 108/437 18/32 RwMutex-PT-r2000w0010-LTLCardinality-04 1767207 m, 11608 m/sec, 1768966 t fired, .
Time elapsed: 206 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r2000w0010-LTLCardinality-00: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLCardinality-06: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLCardinality-07: LTL true skeleton: LTL model checker
RwMutex-PT-r2000w0010-LTLCardinality-08: LTL true skeleton: LTL model checker
RwMutex-PT-r2000w0010-LTLCardinality-09: F true skeleton: state space / EG
RwMutex-PT-r2000w0010-LTLCardinality-10: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLCardinality-12: CONJ false LTL model checker
RwMutex-PT-r2000w0010-LTLCardinality-13: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLCardinality-14: CONJ false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r2000w0010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 LTL EXCL 116/437 19/32 RwMutex-PT-r2000w0010-LTLCardinality-04 1812921 m, 9142 m/sec, 1814724 t fired, .
Time elapsed: 214 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r2000w0010-LTLCardinality-00: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLCardinality-06: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLCardinality-07: LTL true skeleton: LTL model checker
RwMutex-PT-r2000w0010-LTLCardinality-08: LTL true skeleton: LTL model checker
RwMutex-PT-r2000w0010-LTLCardinality-09: F true skeleton: state space / EG
RwMutex-PT-r2000w0010-LTLCardinality-10: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLCardinality-12: CONJ false LTL model checker
RwMutex-PT-r2000w0010-LTLCardinality-13: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLCardinality-14: CONJ false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r2000w0010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 LTL EXCL 122/437 19/32 RwMutex-PT-r2000w0010-LTLCardinality-04 1867669 m, 10949 m/sec, 1869529 t fired, .
Time elapsed: 220 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r2000w0010-LTLCardinality-00: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLCardinality-06: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLCardinality-07: LTL true skeleton: LTL model checker
RwMutex-PT-r2000w0010-LTLCardinality-08: LTL true skeleton: LTL model checker
RwMutex-PT-r2000w0010-LTLCardinality-09: F true skeleton: state space / EG
RwMutex-PT-r2000w0010-LTLCardinality-10: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLCardinality-12: CONJ false LTL model checker
RwMutex-PT-r2000w0010-LTLCardinality-13: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLCardinality-14: CONJ false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r2000w0010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 LTL EXCL 127/437 20/32 RwMutex-PT-r2000w0010-LTLCardinality-04 1926252 m, 11716 m/sec, 1928167 t fired, .
Time elapsed: 225 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r2000w0010-LTLCardinality-00: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLCardinality-06: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLCardinality-07: LTL true skeleton: LTL model checker
RwMutex-PT-r2000w0010-LTLCardinality-08: LTL true skeleton: LTL model checker
RwMutex-PT-r2000w0010-LTLCardinality-09: F true skeleton: state space / EG
RwMutex-PT-r2000w0010-LTLCardinality-10: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLCardinality-12: CONJ false LTL model checker
RwMutex-PT-r2000w0010-LTLCardinality-13: LTL false LTL model checker
RwMutex-PT-r2000w0010-LTLCardinality-14: CONJ false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r2000w0010-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-05: CONJ 0 2 0 0 2 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r2000w0010-LTLCardinality-15: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 LTL EXCL 132/437 21/32 RwMutex-PT-r2000w0010-LTLCardinality-04 1972430 m, 9235 m/sec, 1974393 t fired, .
Time elapsed: 230 secs. Pages in use: 21
# running tasks: 1 of 4 Visible: 16
/home/mcc/BenchKit/bin//../lola/bin//../BenchKit_head.sh: line 63: 376 Killed lola --conf=$BIN_DIR/configfiles/ltlcardinalityconf --formula=$DIR/LTLCardinality.xml --verdictfile=$DIR/GenericPropertiesVerdict.xml $DIR/model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="RwMutex-PT-r2000w0010"
export BK_EXAMINATION="LTLCardinality"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lola"
echo " Input is RwMutex-PT-r2000w0010, examination is LTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r358-smll-167891807400195"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/RwMutex-PT-r2000w0010.tgz
mv RwMutex-PT-r2000w0010 execution
cd execution
if [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "UpperBounds" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] || [ "LTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;