About the Execution of LoLA for RwMutex-PT-r1000w0010
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 16223.955 | 210097.00 | 232568.00 | 13032.80 | ??F?????TF??FFF? | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2023-input.r358-smll-167891807400188.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lola
Input is RwMutex-PT-r1000w0010, examination is LTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r358-smll-167891807400188
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 2.7M
-rw-r--r-- 1 mcc users 6.2K Feb 25 22:58 CTLCardinality.txt
-rw-r--r-- 1 mcc users 64K Feb 25 22:58 CTLCardinality.xml
-rw-r--r-- 1 mcc users 4.6K Feb 25 22:53 CTLFireability.txt
-rw-r--r-- 1 mcc users 39K Feb 25 22:53 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:41 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.5K Jan 29 11:41 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.8K Feb 25 16:49 LTLCardinality.txt
-rw-r--r-- 1 mcc users 26K Feb 25 16:49 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.4K Feb 25 16:49 LTLFireability.txt
-rw-r--r-- 1 mcc users 19K Feb 25 16:49 LTLFireability.xml
-rw-r--r-- 1 mcc users 14K Feb 25 23:09 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 147K Feb 25 23:09 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 12K Feb 25 23:03 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 101K Feb 25 23:03 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.7K Feb 25 16:49 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Feb 25 16:49 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 equiv_col
-rw-r--r-- 1 mcc users 11 Mar 5 18:23 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 iscolored
-rw-r--r-- 1 mcc users 2.2M Mar 5 18:23 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME RwMutex-PT-r1000w0010-LTLFireability-00
FORMULA_NAME RwMutex-PT-r1000w0010-LTLFireability-01
FORMULA_NAME RwMutex-PT-r1000w0010-LTLFireability-02
FORMULA_NAME RwMutex-PT-r1000w0010-LTLFireability-03
FORMULA_NAME RwMutex-PT-r1000w0010-LTLFireability-04
FORMULA_NAME RwMutex-PT-r1000w0010-LTLFireability-05
FORMULA_NAME RwMutex-PT-r1000w0010-LTLFireability-06
FORMULA_NAME RwMutex-PT-r1000w0010-LTLFireability-07
FORMULA_NAME RwMutex-PT-r1000w0010-LTLFireability-08
FORMULA_NAME RwMutex-PT-r1000w0010-LTLFireability-09
FORMULA_NAME RwMutex-PT-r1000w0010-LTLFireability-10
FORMULA_NAME RwMutex-PT-r1000w0010-LTLFireability-11
FORMULA_NAME RwMutex-PT-r1000w0010-LTLFireability-12
FORMULA_NAME RwMutex-PT-r1000w0010-LTLFireability-13
FORMULA_NAME RwMutex-PT-r1000w0010-LTLFireability-14
FORMULA_NAME RwMutex-PT-r1000w0010-LTLFireability-15
=== Now, execution of the tool begins
BK_START 1678977785529
bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lola
BK_EXAMINATION=LTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=RwMutex-PT-r1000w0010
Not applying reductions.
Model is PT
LTLFireability PT
starting LoLA
BK_INPUT RwMutex-PT-r1000w0010
BK_EXAMINATION: LTLFireability
bin directory: /home/mcc/BenchKit/bin//../lola/bin/
current directory: /home/mcc/execution
LTLFireability
FORMULA RwMutex-PT-r1000w0010-LTLFireability-02 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA RwMutex-PT-r1000w0010-LTLFireability-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA RwMutex-PT-r1000w0010-LTLFireability-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA RwMutex-PT-r1000w0010-LTLFireability-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA RwMutex-PT-r1000w0010-LTLFireability-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA RwMutex-PT-r1000w0010-LTLFireability-08 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1678977995626
--------------------
content from stderr:
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/LTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:352
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:535
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:535
lola: rewrite Frontend/Parser/formula_rewrite.k:535
lola: rewrite Frontend/Parser/formula_rewrite.k:421
lola: rewrite Frontend/Parser/formula_rewrite.k:433
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:346
lola: rewrite Frontend/Parser/formula_rewrite.k:352
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:518
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:352
lola: rewrite Frontend/Parser/formula_rewrite.k:352
lola: rewrite Frontend/Parser/formula_rewrite.k:376
lola: rewrite Frontend/Parser/formula_rewrite.k:376
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:346
lola: rewrite Frontend/Parser/formula_rewrite.k:427
lola: rewrite Frontend/Parser/formula_rewrite.k:433
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:346
lola: rewrite Frontend/Parser/formula_rewrite.k:352
lola: rewrite Frontend/Parser/formula_rewrite.k:352
lola: rewrite Frontend/Parser/formula_rewrite.k:376
lola: rewrite Frontend/Parser/formula_rewrite.k:376
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:352
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:433
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:430
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: LAUNCH INITIAL
lola: LAUNCH task # 10 (type CNST) for 7 RwMutex-PT-r1000w0010-LTLFireability-01
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: FINISHED task # 10 (type CNST) for RwMutex-PT-r1000w0010-LTLFireability-01
lola: result : true
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: ASSUMEDDEADLOCKFREE
lola: LAUNCH task # 72 (type SKEL/SRCH) for 66 RwMutex-PT-r1000w0010-LTLFireability-14
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 72 (type SKEL/SRCH) for RwMutex-PT-r1000w0010-LTLFireability-14
lola: result : false
lola: markings : 9
lola: fired transitions : 11
lola: time used : 0.000000
lola: memory pages used : 1
lola: Created skeleton in 0.000000 secs.
lola: RELEASE
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:749
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 73 (type EXCL) for 14 RwMutex-PT-r1000w0010-LTLFireability-02
lola: time limit : 170 sec
lola: memory limit: 32 pages
lola: FINISHED task # 73 (type EXCL) for RwMutex-PT-r1000w0010-LTLFireability-02
lola: result : true
lola: markings : 1
lola: fired transitions : 1
lola: time used : 0.000000
lola: memory pages used : 1
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r1000w0010-LTLFireability-02: CONJ false state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r1000w0010-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-01: CONJ 0 0 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-09: CONJ 0 0 0 0 3 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 15 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
lola: LAUNCH task # 55 (type EXCL) for 54 RwMutex-PT-r1000w0010-LTLFireability-10
lola: time limit : 199 sec
lola: memory limit: 32 pages
lola: planning for (null) stopped (result already fixed).
lola: planning for (null) stopped (result already fixed).
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r1000w0010-LTLFireability-02: CONJ false state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r1000w0010-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-01: CONJ 0 0 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-09: CONJ 0 0 0 0 3 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 LTL EXCL 4/199 1/32 RwMutex-PT-r1000w0010-LTLFireability-10 19434 m, 3886 m/sec, 92091 t fired, .
Time elapsed: 20 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r1000w0010-LTLFireability-02: CONJ false state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r1000w0010-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-01: CONJ 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-09: CONJ 0 3 0 0 3 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 LTL EXCL 9/199 2/32 RwMutex-PT-r1000w0010-LTLFireability-10 123931 m, 20899 m/sec, 680662 t fired, .
Time elapsed: 25 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r1000w0010-LTLFireability-02: CONJ false state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r1000w0010-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-01: CONJ 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-09: CONJ 0 3 0 0 3 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 LTL EXCL 14/199 4/32 RwMutex-PT-r1000w0010-LTLFireability-10 283341 m, 31882 m/sec, 1652793 t fired, .
Time elapsed: 30 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r1000w0010-LTLFireability-02: CONJ false state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r1000w0010-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-01: CONJ 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-09: CONJ 0 3 0 0 3 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 LTL EXCL 19/199 6/32 RwMutex-PT-r1000w0010-LTLFireability-10 443541 m, 32040 m/sec, 2654051 t fired, .
Time elapsed: 35 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r1000w0010-LTLFireability-02: CONJ false state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r1000w0010-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-01: CONJ 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-09: CONJ 0 3 0 0 3 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 LTL EXCL 24/199 8/32 RwMutex-PT-r1000w0010-LTLFireability-10 603367 m, 31965 m/sec, 3637146 t fired, .
Time elapsed: 40 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r1000w0010-LTLFireability-02: CONJ false state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r1000w0010-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-01: CONJ 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-09: CONJ 0 3 0 0 3 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 LTL EXCL 29/199 10/32 RwMutex-PT-r1000w0010-LTLFireability-10 758518 m, 31030 m/sec, 4653030 t fired, .
Time elapsed: 45 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r1000w0010-LTLFireability-02: CONJ false state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r1000w0010-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-01: CONJ 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-09: CONJ 0 3 0 0 3 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 LTL EXCL 34/199 12/32 RwMutex-PT-r1000w0010-LTLFireability-10 911323 m, 30561 m/sec, 5646057 t fired, .
Time elapsed: 50 secs. Pages in use: 12
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r1000w0010-LTLFireability-02: CONJ false state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r1000w0010-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-01: CONJ 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-09: CONJ 0 3 0 0 3 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 LTL EXCL 39/199 14/32 RwMutex-PT-r1000w0010-LTLFireability-10 1067147 m, 31164 m/sec, 6619639 t fired, .
Time elapsed: 55 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r1000w0010-LTLFireability-02: CONJ false state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r1000w0010-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-01: CONJ 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-09: CONJ 0 3 0 0 3 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 LTL EXCL 44/199 16/32 RwMutex-PT-r1000w0010-LTLFireability-10 1218158 m, 30202 m/sec, 7623299 t fired, .
Time elapsed: 60 secs. Pages in use: 16
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r1000w0010-LTLFireability-02: CONJ false state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r1000w0010-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-01: CONJ 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-09: CONJ 0 3 0 0 3 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 LTL EXCL 49/199 18/32 RwMutex-PT-r1000w0010-LTLFireability-10 1370496 m, 30467 m/sec, 8620323 t fired, .
Time elapsed: 65 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r1000w0010-LTLFireability-02: CONJ false state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r1000w0010-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-01: CONJ 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-09: CONJ 0 3 0 0 3 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 LTL EXCL 54/199 20/32 RwMutex-PT-r1000w0010-LTLFireability-10 1521060 m, 30112 m/sec, 9580319 t fired, .
Time elapsed: 70 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r1000w0010-LTLFireability-02: CONJ false state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r1000w0010-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-01: CONJ 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-09: CONJ 0 3 0 0 3 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 LTL EXCL 59/199 21/32 RwMutex-PT-r1000w0010-LTLFireability-10 1668885 m, 29565 m/sec, 10558190 t fired, .
Time elapsed: 75 secs. Pages in use: 21
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r1000w0010-LTLFireability-02: CONJ false state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r1000w0010-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-01: CONJ 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-09: CONJ 0 3 0 0 3 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 LTL EXCL 64/199 23/32 RwMutex-PT-r1000w0010-LTLFireability-10 1815267 m, 29276 m/sec, 11507416 t fired, .
Time elapsed: 80 secs. Pages in use: 23
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r1000w0010-LTLFireability-02: CONJ false state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r1000w0010-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-01: CONJ 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-09: CONJ 0 3 0 0 3 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 LTL EXCL 69/199 25/32 RwMutex-PT-r1000w0010-LTLFireability-10 1960934 m, 29133 m/sec, 12519363 t fired, .
Time elapsed: 85 secs. Pages in use: 25
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r1000w0010-LTLFireability-02: CONJ false state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r1000w0010-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-01: CONJ 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-09: CONJ 0 3 0 0 3 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 LTL EXCL 74/199 27/32 RwMutex-PT-r1000w0010-LTLFireability-10 2104948 m, 28802 m/sec, 13496556 t fired, .
Time elapsed: 90 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r1000w0010-LTLFireability-02: CONJ false state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r1000w0010-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-01: CONJ 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-09: CONJ 0 3 0 0 3 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 LTL EXCL 79/199 29/32 RwMutex-PT-r1000w0010-LTLFireability-10 2251534 m, 29317 m/sec, 14500884 t fired, .
Time elapsed: 95 secs. Pages in use: 29
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r1000w0010-LTLFireability-02: CONJ false state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r1000w0010-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-01: CONJ 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-09: CONJ 0 3 0 0 3 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 LTL EXCL 84/199 30/32 RwMutex-PT-r1000w0010-LTLFireability-10 2397336 m, 29160 m/sec, 15508087 t fired, .
Time elapsed: 100 secs. Pages in use: 30
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r1000w0010-LTLFireability-02: CONJ false state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r1000w0010-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-01: CONJ 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-09: CONJ 0 3 0 0 3 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
55 LTL EXCL 89/199 32/32 RwMutex-PT-r1000w0010-LTLFireability-10 2540723 m, 28677 m/sec, 16496073 t fired, .
Time elapsed: 105 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 55 (type EXCL) for RwMutex-PT-r1000w0010-LTLFireability-10 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r1000w0010-LTLFireability-02: CONJ false state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r1000w0010-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-01: CONJ 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-09: CONJ 0 3 0 0 3 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
RwMutex-PT-r1000w0010-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-14: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 110 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 67 (type EXCL) for 66 RwMutex-PT-r1000w0010-LTLFireability-14
lola: time limit : 205 sec
lola: memory limit: 32 pages
lola: FINISHED task # 67 (type EXCL) for RwMutex-PT-r1000w0010-LTLFireability-14
lola: result : false
lola: markings : 403
lola: fired transitions : 403
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 64 (type EXCL) for 63 RwMutex-PT-r1000w0010-LTLFireability-13
lola: time limit : 218 sec
lola: memory limit: 32 pages
lola: FINISHED task # 64 (type EXCL) for RwMutex-PT-r1000w0010-LTLFireability-13
lola: result : false
lola: markings : 1787
lola: fired transitions : 2375
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 61 (type EXCL) for 60 RwMutex-PT-r1000w0010-LTLFireability-12
lola: time limit : 232 sec
lola: memory limit: 32 pages
lola: FINISHED task # 61 (type EXCL) for RwMutex-PT-r1000w0010-LTLFireability-12
lola: result : false
lola: markings : 403
lola: fired transitions : 403
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 52 (type EXCL) for 43 RwMutex-PT-r1000w0010-LTLFireability-09
lola: time limit : 249 sec
lola: memory limit: 32 pages
lola: FINISHED task # 52 (type EXCL) for RwMutex-PT-r1000w0010-LTLFireability-09
lola: result : false
lola: markings : 505
lola: fired transitions : 505
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 41 (type EXCL) for 40 RwMutex-PT-r1000w0010-LTLFireability-08
lola: time limit : 317 sec
lola: memory limit: 32 pages
lola: FINISHED task # 41 (type EXCL) for RwMutex-PT-r1000w0010-LTLFireability-08
lola: result : true
lola: markings : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 38 (type EXCL) for 37 RwMutex-PT-r1000w0010-LTLFireability-07
lola: time limit : 349 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r1000w0010-LTLFireability-02: CONJ false state space / EG
RwMutex-PT-r1000w0010-LTLFireability-08: LTL true LTL model checker
RwMutex-PT-r1000w0010-LTLFireability-09: CONJ false LTL model checker
RwMutex-PT-r1000w0010-LTLFireability-12: LTL false LTL model checker
RwMutex-PT-r1000w0010-LTLFireability-13: LTL false LTL model checker
RwMutex-PT-r1000w0010-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r1000w0010-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-01: CONJ 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
RwMutex-PT-r1000w0010-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 LTL EXCL 5/349 2/32 RwMutex-PT-r1000w0010-LTLFireability-07 153512 m, 30702 m/sec, 167724 t fired, .
Time elapsed: 115 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r1000w0010-LTLFireability-02: CONJ false state space / EG
RwMutex-PT-r1000w0010-LTLFireability-08: LTL true LTL model checker
RwMutex-PT-r1000w0010-LTLFireability-09: CONJ false LTL model checker
RwMutex-PT-r1000w0010-LTLFireability-12: LTL false LTL model checker
RwMutex-PT-r1000w0010-LTLFireability-13: LTL false LTL model checker
RwMutex-PT-r1000w0010-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r1000w0010-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-01: CONJ 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
RwMutex-PT-r1000w0010-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 LTL EXCL 10/349 3/32 RwMutex-PT-r1000w0010-LTLFireability-07 273283 m, 23954 m/sec, 326928 t fired, .
Time elapsed: 120 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r1000w0010-LTLFireability-02: CONJ false state space / EG
RwMutex-PT-r1000w0010-LTLFireability-08: LTL true LTL model checker
RwMutex-PT-r1000w0010-LTLFireability-09: CONJ false LTL model checker
RwMutex-PT-r1000w0010-LTLFireability-12: LTL false LTL model checker
RwMutex-PT-r1000w0010-LTLFireability-13: LTL false LTL model checker
RwMutex-PT-r1000w0010-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r1000w0010-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-01: CONJ 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
RwMutex-PT-r1000w0010-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 LTL EXCL 15/349 4/32 RwMutex-PT-r1000w0010-LTLFireability-07 411683 m, 27680 m/sec, 579659 t fired, .
Time elapsed: 125 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r1000w0010-LTLFireability-02: CONJ false state space / EG
RwMutex-PT-r1000w0010-LTLFireability-08: LTL true LTL model checker
RwMutex-PT-r1000w0010-LTLFireability-09: CONJ false LTL model checker
RwMutex-PT-r1000w0010-LTLFireability-12: LTL false LTL model checker
RwMutex-PT-r1000w0010-LTLFireability-13: LTL false LTL model checker
RwMutex-PT-r1000w0010-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r1000w0010-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-01: CONJ 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
RwMutex-PT-r1000w0010-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 LTL EXCL 20/349 7/32 RwMutex-PT-r1000w0010-LTLFireability-07 594181 m, 36499 m/sec, 1585951 t fired, .
Time elapsed: 130 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r1000w0010-LTLFireability-02: CONJ false state space / EG
RwMutex-PT-r1000w0010-LTLFireability-08: LTL true LTL model checker
RwMutex-PT-r1000w0010-LTLFireability-09: CONJ false LTL model checker
RwMutex-PT-r1000w0010-LTLFireability-12: LTL false LTL model checker
RwMutex-PT-r1000w0010-LTLFireability-13: LTL false LTL model checker
RwMutex-PT-r1000w0010-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r1000w0010-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-01: CONJ 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
RwMutex-PT-r1000w0010-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 LTL EXCL 25/349 9/32 RwMutex-PT-r1000w0010-LTLFireability-07 763881 m, 33940 m/sec, 2609335 t fired, .
Time elapsed: 135 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r1000w0010-LTLFireability-02: CONJ false state space / EG
RwMutex-PT-r1000w0010-LTLFireability-08: LTL true LTL model checker
RwMutex-PT-r1000w0010-LTLFireability-09: CONJ false LTL model checker
RwMutex-PT-r1000w0010-LTLFireability-12: LTL false LTL model checker
RwMutex-PT-r1000w0010-LTLFireability-13: LTL false LTL model checker
RwMutex-PT-r1000w0010-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r1000w0010-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-01: CONJ 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
RwMutex-PT-r1000w0010-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 LTL EXCL 30/349 11/32 RwMutex-PT-r1000w0010-LTLFireability-07 895133 m, 26250 m/sec, 3458784 t fired, .
Time elapsed: 140 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r1000w0010-LTLFireability-02: CONJ false state space / EG
RwMutex-PT-r1000w0010-LTLFireability-08: LTL true LTL model checker
RwMutex-PT-r1000w0010-LTLFireability-09: CONJ false LTL model checker
RwMutex-PT-r1000w0010-LTLFireability-12: LTL false LTL model checker
RwMutex-PT-r1000w0010-LTLFireability-13: LTL false LTL model checker
RwMutex-PT-r1000w0010-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r1000w0010-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-01: CONJ 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
RwMutex-PT-r1000w0010-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 LTL EXCL 35/349 11/32 RwMutex-PT-r1000w0010-LTLFireability-07 962202 m, 13413 m/sec, 3867270 t fired, .
Time elapsed: 145 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r1000w0010-LTLFireability-02: CONJ false state space / EG
RwMutex-PT-r1000w0010-LTLFireability-08: LTL true LTL model checker
RwMutex-PT-r1000w0010-LTLFireability-09: CONJ false LTL model checker
RwMutex-PT-r1000w0010-LTLFireability-12: LTL false LTL model checker
RwMutex-PT-r1000w0010-LTLFireability-13: LTL false LTL model checker
RwMutex-PT-r1000w0010-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r1000w0010-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-01: CONJ 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
RwMutex-PT-r1000w0010-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 LTL EXCL 40/349 13/32 RwMutex-PT-r1000w0010-LTLFireability-07 1065774 m, 20714 m/sec, 4505365 t fired, .
Time elapsed: 150 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r1000w0010-LTLFireability-02: CONJ false state space / EG
RwMutex-PT-r1000w0010-LTLFireability-08: LTL true LTL model checker
RwMutex-PT-r1000w0010-LTLFireability-09: CONJ false LTL model checker
RwMutex-PT-r1000w0010-LTLFireability-12: LTL false LTL model checker
RwMutex-PT-r1000w0010-LTLFireability-13: LTL false LTL model checker
RwMutex-PT-r1000w0010-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r1000w0010-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-01: CONJ 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
RwMutex-PT-r1000w0010-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 LTL EXCL 45/349 13/32 RwMutex-PT-r1000w0010-LTLFireability-07 1112024 m, 9250 m/sec, 4812877 t fired, .
Time elapsed: 155 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r1000w0010-LTLFireability-02: CONJ false state space / EG
RwMutex-PT-r1000w0010-LTLFireability-08: LTL true LTL model checker
RwMutex-PT-r1000w0010-LTLFireability-09: CONJ false LTL model checker
RwMutex-PT-r1000w0010-LTLFireability-12: LTL false LTL model checker
RwMutex-PT-r1000w0010-LTLFireability-13: LTL false LTL model checker
RwMutex-PT-r1000w0010-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r1000w0010-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-01: CONJ 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
RwMutex-PT-r1000w0010-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 LTL EXCL 52/349 15/32 RwMutex-PT-r1000w0010-LTLFireability-07 1228412 m, 23277 m/sec, 5573786 t fired, .
Time elapsed: 162 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r1000w0010-LTLFireability-02: CONJ false state space / EG
RwMutex-PT-r1000w0010-LTLFireability-08: LTL true LTL model checker
RwMutex-PT-r1000w0010-LTLFireability-09: CONJ false LTL model checker
RwMutex-PT-r1000w0010-LTLFireability-12: LTL false LTL model checker
RwMutex-PT-r1000w0010-LTLFireability-13: LTL false LTL model checker
RwMutex-PT-r1000w0010-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r1000w0010-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-01: CONJ 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
RwMutex-PT-r1000w0010-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 LTL EXCL 57/349 16/32 RwMutex-PT-r1000w0010-LTLFireability-07 1290887 m, 12495 m/sec, 5974130 t fired, .
Time elapsed: 167 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r1000w0010-LTLFireability-02: CONJ false state space / EG
RwMutex-PT-r1000w0010-LTLFireability-08: LTL true LTL model checker
RwMutex-PT-r1000w0010-LTLFireability-09: CONJ false LTL model checker
RwMutex-PT-r1000w0010-LTLFireability-12: LTL false LTL model checker
RwMutex-PT-r1000w0010-LTLFireability-13: LTL false LTL model checker
RwMutex-PT-r1000w0010-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r1000w0010-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-01: CONJ 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
RwMutex-PT-r1000w0010-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 LTL EXCL 62/349 17/32 RwMutex-PT-r1000w0010-LTLFireability-07 1376721 m, 17166 m/sec, 6543560 t fired, .
Time elapsed: 172 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r1000w0010-LTLFireability-02: CONJ false state space / EG
RwMutex-PT-r1000w0010-LTLFireability-08: LTL true LTL model checker
RwMutex-PT-r1000w0010-LTLFireability-09: CONJ false LTL model checker
RwMutex-PT-r1000w0010-LTLFireability-12: LTL false LTL model checker
RwMutex-PT-r1000w0010-LTLFireability-13: LTL false LTL model checker
RwMutex-PT-r1000w0010-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r1000w0010-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-01: CONJ 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
RwMutex-PT-r1000w0010-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 LTL EXCL 67/349 18/32 RwMutex-PT-r1000w0010-LTLFireability-07 1456619 m, 15979 m/sec, 7037665 t fired, .
Time elapsed: 177 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r1000w0010-LTLFireability-02: CONJ false state space / EG
RwMutex-PT-r1000w0010-LTLFireability-08: LTL true LTL model checker
RwMutex-PT-r1000w0010-LTLFireability-09: CONJ false LTL model checker
RwMutex-PT-r1000w0010-LTLFireability-12: LTL false LTL model checker
RwMutex-PT-r1000w0010-LTLFireability-13: LTL false LTL model checker
RwMutex-PT-r1000w0010-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r1000w0010-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-01: CONJ 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
RwMutex-PT-r1000w0010-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 LTL EXCL 72/349 18/32 RwMutex-PT-r1000w0010-LTLFireability-07 1527793 m, 14234 m/sec, 7465139 t fired, .
Time elapsed: 182 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r1000w0010-LTLFireability-02: CONJ false state space / EG
RwMutex-PT-r1000w0010-LTLFireability-08: LTL true LTL model checker
RwMutex-PT-r1000w0010-LTLFireability-09: CONJ false LTL model checker
RwMutex-PT-r1000w0010-LTLFireability-12: LTL false LTL model checker
RwMutex-PT-r1000w0010-LTLFireability-13: LTL false LTL model checker
RwMutex-PT-r1000w0010-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r1000w0010-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-01: CONJ 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
RwMutex-PT-r1000w0010-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 LTL EXCL 77/349 20/32 RwMutex-PT-r1000w0010-LTLFireability-07 1626526 m, 19746 m/sec, 8140448 t fired, .
Time elapsed: 189 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r1000w0010-LTLFireability-02: CONJ false state space / EG
RwMutex-PT-r1000w0010-LTLFireability-08: LTL true LTL model checker
RwMutex-PT-r1000w0010-LTLFireability-09: CONJ false LTL model checker
RwMutex-PT-r1000w0010-LTLFireability-12: LTL false LTL model checker
RwMutex-PT-r1000w0010-LTLFireability-13: LTL false LTL model checker
RwMutex-PT-r1000w0010-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r1000w0010-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-01: CONJ 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
RwMutex-PT-r1000w0010-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 LTL EXCL 84/349 21/32 RwMutex-PT-r1000w0010-LTLFireability-07 1695656 m, 13826 m/sec, 8616850 t fired, .
Time elapsed: 194 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r1000w0010-LTLFireability-02: CONJ false state space / EG
RwMutex-PT-r1000w0010-LTLFireability-08: LTL true LTL model checker
RwMutex-PT-r1000w0010-LTLFireability-09: CONJ false LTL model checker
RwMutex-PT-r1000w0010-LTLFireability-12: LTL false LTL model checker
RwMutex-PT-r1000w0010-LTLFireability-13: LTL false LTL model checker
RwMutex-PT-r1000w0010-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r1000w0010-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-01: CONJ 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
RwMutex-PT-r1000w0010-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 LTL EXCL 89/349 22/32 RwMutex-PT-r1000w0010-LTLFireability-07 1764648 m, 13798 m/sec, 9058060 t fired, .
Time elapsed: 199 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r1000w0010-LTLFireability-02: CONJ false state space / EG
RwMutex-PT-r1000w0010-LTLFireability-08: LTL true LTL model checker
RwMutex-PT-r1000w0010-LTLFireability-09: CONJ false LTL model checker
RwMutex-PT-r1000w0010-LTLFireability-12: LTL false LTL model checker
RwMutex-PT-r1000w0010-LTLFireability-13: LTL false LTL model checker
RwMutex-PT-r1000w0010-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r1000w0010-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-01: CONJ 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
RwMutex-PT-r1000w0010-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 LTL EXCL 94/349 23/32 RwMutex-PT-r1000w0010-LTLFireability-07 1846501 m, 16370 m/sec, 9598781 t fired, .
Time elapsed: 204 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r1000w0010-LTLFireability-02: CONJ false state space / EG
RwMutex-PT-r1000w0010-LTLFireability-08: LTL true LTL model checker
RwMutex-PT-r1000w0010-LTLFireability-09: CONJ false LTL model checker
RwMutex-PT-r1000w0010-LTLFireability-12: LTL false LTL model checker
RwMutex-PT-r1000w0010-LTLFireability-13: LTL false LTL model checker
RwMutex-PT-r1000w0010-LTLFireability-14: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r1000w0010-LTLFireability-00: CONJ 0 2 0 0 2 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-01: CONJ 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-10: LTL 0 0 0 0 1 0 1 0
RwMutex-PT-r1000w0010-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RwMutex-PT-r1000w0010-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 LTL EXCL 99/349 23/32 RwMutex-PT-r1000w0010-LTLFireability-07 1906346/home/mcc/BenchKit/bin//../lola/bin//../BenchKit_head.sh: line 63: 369 Killed lola --conf=$BIN_DIR/configfiles/ltlfireabilityconf --formula=$DIR/LTLFireability.xml --verdictfile=$DIR/GenericPropertiesVerdict.xml $DIR/model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="RwMutex-PT-r1000w0010"
export BK_EXAMINATION="LTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lola"
echo " Input is RwMutex-PT-r1000w0010, examination is LTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r358-smll-167891807400188"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/RwMutex-PT-r1000w0010.tgz
mv RwMutex-PT-r1000w0010 execution
cd execution
if [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "UpperBounds" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] || [ "LTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;