Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r358-smll-167891807300154.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lola
Input is RwMutex-PT-r0010w2000, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r358-smll-167891807300154
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 4.1M
-rw-r--r-- 1 mcc users 5.8K Feb 25 23:47 CTLCardinality.txt
-rw-r--r-- 1 mcc users 56K Feb 25 23:47 CTLCardinality.xml
-rw-r--r-- 1 mcc users 6.1K Feb 25 23:00 CTLFireability.txt
-rw-r--r-- 1 mcc users 57K Feb 25 23:00 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:41 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.5K Jan 29 11:41 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.7K Feb 25 16:48 LTLCardinality.txt
-rw-r--r-- 1 mcc users 26K Feb 25 16:48 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.3K Feb 25 16:48 LTLFireability.txt
-rw-r--r-- 1 mcc users 16K Feb 25 16:48 LTLFireability.xml
-rw-r--r-- 1 mcc users 14K Feb 26 01:18 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 143K Feb 26 01:18 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 9.3K Feb 26 00:39 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 80K Feb 26 00:39 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.7K Feb 25 16:48 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Feb 25 16:48 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 equiv_col
-rw-r--r-- 1 mcc users 11 Mar 5 18:23 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 iscolored
-rw-r--r-- 1 mcc users 3.6M Mar 5 18:23 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME RwMutex-PT-r0010w2000-CTLFireability-00
FORMULA_NAME RwMutex-PT-r0010w2000-CTLFireability-01
FORMULA_NAME RwMutex-PT-r0010w2000-CTLFireability-02
FORMULA_NAME RwMutex-PT-r0010w2000-CTLFireability-03
FORMULA_NAME RwMutex-PT-r0010w2000-CTLFireability-04
FORMULA_NAME RwMutex-PT-r0010w2000-CTLFireability-05
FORMULA_NAME RwMutex-PT-r0010w2000-CTLFireability-06
FORMULA_NAME RwMutex-PT-r0010w2000-CTLFireability-07
FORMULA_NAME RwMutex-PT-r0010w2000-CTLFireability-08
FORMULA_NAME RwMutex-PT-r0010w2000-CTLFireability-09
FORMULA_NAME RwMutex-PT-r0010w2000-CTLFireability-10
FORMULA_NAME RwMutex-PT-r0010w2000-CTLFireability-11
FORMULA_NAME RwMutex-PT-r0010w2000-CTLFireability-12
FORMULA_NAME RwMutex-PT-r0010w2000-CTLFireability-13
FORMULA_NAME RwMutex-PT-r0010w2000-CTLFireability-14
FORMULA_NAME RwMutex-PT-r0010w2000-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1678971747768

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lola
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=RwMutex-PT-r0010w2000
Not applying reductions.
Model is PT
CTLFireability PT
starting LoLA
BK_INPUT RwMutex-PT-r0010w2000
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../lola/bin/
current directory: /home/mcc/execution
CTLFireability

FORMULA RwMutex-PT-r0010w2000-CTLFireability-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA RwMutex-PT-r0010w2000-CTLFireability-12 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA RwMutex-PT-r0010w2000-CTLFireability-14 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA RwMutex-PT-r0010w2000-CTLFireability-15 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA RwMutex-PT-r0010w2000-CTLFireability-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA RwMutex-PT-r0010w2000-CTLFireability-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA RwMutex-PT-r0010w2000-CTLFireability-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA RwMutex-PT-r0010w2000-CTLFireability-09 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA RwMutex-PT-r0010w2000-CTLFireability-08 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA RwMutex-PT-r0010w2000-CTLFireability-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA RwMutex-PT-r0010w2000-CTLFireability-06 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA RwMutex-PT-r0010w2000-CTLFireability-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA RwMutex-PT-r0010w2000-CTLFireability-04 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA RwMutex-PT-r0010w2000-CTLFireability-02 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA RwMutex-PT-r0010w2000-CTLFireability-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA RwMutex-PT-r0010w2000-CTLFireability-03 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1678972153537

--------------------
content from stderr:

lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:454
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:388
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:281
lola: rewrite Frontend/Parser/formula_rewrite.k:122
lola: rewrite Frontend/Parser/formula_rewrite.k:165
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:179
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:116
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:117
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:168
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:475
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:116
lola: rewrite Frontend/Parser/formula_rewrite.k:121
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:162
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:121
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:451
lola: rewrite Frontend/Parser/formula_rewrite.k:400
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:457
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:138
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:182
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:121
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: LAUNCH INITIAL
lola: LAUNCH task # 4 (type CNST) for 3 RwMutex-PT-r0010w2000-CTLFireability-01
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: FINISHED task # 4 (type CNST) for RwMutex-PT-r0010w2000-CTLFireability-01
lola: result : false
lola: Created skeleton in 0.000000 secs.
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: RELEASE
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0010w2000-CTLFireability-01: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0010w2000-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 93 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:812
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0010w2000-CTLFireability-01: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0010w2000-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-12: CTL 1 0 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 98 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: LAUNCH task # 37 (type EXCL) for 36 RwMutex-PT-r0010w2000-CTLFireability-12
lola: time limit : 233 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: FINISHED task # 37 (type EXCL) for RwMutex-PT-r0010w2000-CTLFireability-12
lola: result : true
lola: markings : 2009
lola: fired transitions : 2008
lola: time used : 1.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: LAUNCH task # 43 (type EXCL) for 42 RwMutex-PT-r0010w2000-CTLFireability-14
lola: time limit : 250 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: FINISHED task # 43 (type EXCL) for RwMutex-PT-r0010w2000-CTLFireability-14
lola: result : true
lola: markings : 2011
lola: fired transitions : 4021
lola: time used : 1.000000
lola: memory pages used : 1
lola: LAUNCH task # 46 (type EXCL) for 45 RwMutex-PT-r0010w2000-CTLFireability-15
lola: time limit : 269 sec
lola: memory limit: 32 pages
lola: FINISHED task # 46 (type EXCL) for RwMutex-PT-r0010w2000-CTLFireability-15
lola: result : true
lola: markings : 2
lola: fired transitions : 6
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 40 (type EXCL) for 39 RwMutex-PT-r0010w2000-CTLFireability-13
lola: time limit : 291 sec
lola: memory limit: 32 pages
lola: FINISHED task # 40 (type EXCL) for RwMutex-PT-r0010w2000-CTLFireability-13
lola: result : false
lola: markings : 3024
lola: fired transitions : 14241
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 34 (type EXCL) for 33 RwMutex-PT-r0010w2000-CTLFireability-11
lola: time limit : 318 sec
lola: memory limit: 32 pages
lola: FINISHED task # 34 (type EXCL) for RwMutex-PT-r0010w2000-CTLFireability-11
lola: result : false
lola: markings : 671
lola: fired transitions : 676
lola: time used : 1.000000
lola: memory pages used : 1
lola: LAUNCH task # 31 (type EXCL) for 30 RwMutex-PT-r0010w2000-CTLFireability-10
lola: time limit : 349 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0010w2000-CTLFireability-01: INITIAL false preprocessing
RwMutex-PT-r0010w2000-CTLFireability-11: CTL false CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-12: CTL true CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-13: CTL false CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-14: CTL true CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0010w2000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-10: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 1/349 1/32 RwMutex-PT-r0010w2000-CTLFireability-10 11 m, 2 m/sec, 19 t fired, .

Time elapsed: 103 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0010w2000-CTLFireability-01: INITIAL false preprocessing
RwMutex-PT-r0010w2000-CTLFireability-11: CTL false CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-12: CTL true CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-13: CTL false CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-14: CTL true CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0010w2000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-10: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 6/349 1/32 RwMutex-PT-r0010w2000-CTLFireability-10 43 m, 6 m/sec, 83 t fired, .

Time elapsed: 108 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0010w2000-CTLFireability-01: INITIAL false preprocessing
RwMutex-PT-r0010w2000-CTLFireability-11: CTL false CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-12: CTL true CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-13: CTL false CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-14: CTL true CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0010w2000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-10: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 11/349 1/32 RwMutex-PT-r0010w2000-CTLFireability-10 77 m, 6 m/sec, 151 t fired, .

Time elapsed: 113 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0010w2000-CTLFireability-01: INITIAL false preprocessing
RwMutex-PT-r0010w2000-CTLFireability-11: CTL false CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-12: CTL true CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-13: CTL false CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-14: CTL true CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0010w2000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-10: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 16/349 1/32 RwMutex-PT-r0010w2000-CTLFireability-10 111 m, 6 m/sec, 219 t fired, .

Time elapsed: 118 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0010w2000-CTLFireability-01: INITIAL false preprocessing
RwMutex-PT-r0010w2000-CTLFireability-11: CTL false CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-12: CTL true CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-13: CTL false CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-14: CTL true CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0010w2000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-10: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 21/349 1/32 RwMutex-PT-r0010w2000-CTLFireability-10 144 m, 6 m/sec, 285 t fired, .

Time elapsed: 123 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0010w2000-CTLFireability-01: INITIAL false preprocessing
RwMutex-PT-r0010w2000-CTLFireability-11: CTL false CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-12: CTL true CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-13: CTL false CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-14: CTL true CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0010w2000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-10: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 26/349 1/32 RwMutex-PT-r0010w2000-CTLFireability-10 177 m, 6 m/sec, 351 t fired, .

Time elapsed: 128 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0010w2000-CTLFireability-01: INITIAL false preprocessing
RwMutex-PT-r0010w2000-CTLFireability-11: CTL false CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-12: CTL true CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-13: CTL false CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-14: CTL true CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0010w2000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-10: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 31/349 1/32 RwMutex-PT-r0010w2000-CTLFireability-10 210 m, 6 m/sec, 417 t fired, .

Time elapsed: 133 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0010w2000-CTLFireability-01: INITIAL false preprocessing
RwMutex-PT-r0010w2000-CTLFireability-11: CTL false CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-12: CTL true CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-13: CTL false CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-14: CTL true CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0010w2000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-10: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 36/349 1/32 RwMutex-PT-r0010w2000-CTLFireability-10 244 m, 6 m/sec, 485 t fired, .

Time elapsed: 138 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0010w2000-CTLFireability-01: INITIAL false preprocessing
RwMutex-PT-r0010w2000-CTLFireability-11: CTL false CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-12: CTL true CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-13: CTL false CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-14: CTL true CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0010w2000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-10: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 41/349 1/32 RwMutex-PT-r0010w2000-CTLFireability-10 278 m, 6 m/sec, 553 t fired, .

Time elapsed: 143 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0010w2000-CTLFireability-01: INITIAL false preprocessing
RwMutex-PT-r0010w2000-CTLFireability-11: CTL false CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-12: CTL true CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-13: CTL false CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-14: CTL true CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0010w2000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-10: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 46/349 1/32 RwMutex-PT-r0010w2000-CTLFireability-10 313 m, 7 m/sec, 623 t fired, .

Time elapsed: 148 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0010w2000-CTLFireability-01: INITIAL false preprocessing
RwMutex-PT-r0010w2000-CTLFireability-11: CTL false CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-12: CTL true CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-13: CTL false CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-14: CTL true CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0010w2000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-10: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 51/349 1/32 RwMutex-PT-r0010w2000-CTLFireability-10 346 m, 6 m/sec, 689 t fired, .

Time elapsed: 153 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0010w2000-CTLFireability-01: INITIAL false preprocessing
RwMutex-PT-r0010w2000-CTLFireability-11: CTL false CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-12: CTL true CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-13: CTL false CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-14: CTL true CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0010w2000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-10: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 56/349 1/32 RwMutex-PT-r0010w2000-CTLFireability-10 378 m, 6 m/sec, 753 t fired, .

Time elapsed: 158 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0010w2000-CTLFireability-01: INITIAL false preprocessing
RwMutex-PT-r0010w2000-CTLFireability-11: CTL false CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-12: CTL true CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-13: CTL false CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-14: CTL true CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0010w2000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-10: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 61/349 1/32 RwMutex-PT-r0010w2000-CTLFireability-10 411 m, 6 m/sec, 819 t fired, .

Time elapsed: 163 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0010w2000-CTLFireability-01: INITIAL false preprocessing
RwMutex-PT-r0010w2000-CTLFireability-11: CTL false CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-12: CTL true CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-13: CTL false CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-14: CTL true CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0010w2000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-10: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 66/349 1/32 RwMutex-PT-r0010w2000-CTLFireability-10 444 m, 6 m/sec, 885 t fired, .

Time elapsed: 168 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0010w2000-CTLFireability-01: INITIAL false preprocessing
RwMutex-PT-r0010w2000-CTLFireability-11: CTL false CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-12: CTL true CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-13: CTL false CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-14: CTL true CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0010w2000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-10: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 71/349 1/32 RwMutex-PT-r0010w2000-CTLFireability-10 476 m, 6 m/sec, 949 t fired, .

Time elapsed: 173 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0010w2000-CTLFireability-01: INITIAL false preprocessing
RwMutex-PT-r0010w2000-CTLFireability-11: CTL false CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-12: CTL true CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-13: CTL false CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-14: CTL true CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0010w2000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-10: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 76/349 1/32 RwMutex-PT-r0010w2000-CTLFireability-10 509 m, 6 m/sec, 1015 t fired, .

Time elapsed: 178 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0010w2000-CTLFireability-01: INITIAL false preprocessing
RwMutex-PT-r0010w2000-CTLFireability-11: CTL false CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-12: CTL true CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-13: CTL false CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-14: CTL true CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0010w2000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-10: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 81/349 1/32 RwMutex-PT-r0010w2000-CTLFireability-10 541 m, 6 m/sec, 1079 t fired, .

Time elapsed: 183 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0010w2000-CTLFireability-01: INITIAL false preprocessing
RwMutex-PT-r0010w2000-CTLFireability-11: CTL false CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-12: CTL true CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-13: CTL false CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-14: CTL true CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0010w2000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-10: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 86/349 1/32 RwMutex-PT-r0010w2000-CTLFireability-10 574 m, 6 m/sec, 1145 t fired, .

Time elapsed: 188 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0010w2000-CTLFireability-01: INITIAL false preprocessing
RwMutex-PT-r0010w2000-CTLFireability-11: CTL false CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-12: CTL true CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-13: CTL false CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-14: CTL true CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0010w2000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-10: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 91/349 1/32 RwMutex-PT-r0010w2000-CTLFireability-10 606 m, 6 m/sec, 1209 t fired, .

Time elapsed: 193 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0010w2000-CTLFireability-01: INITIAL false preprocessing
RwMutex-PT-r0010w2000-CTLFireability-11: CTL false CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-12: CTL true CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-13: CTL false CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-14: CTL true CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0010w2000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-10: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 96/349 1/32 RwMutex-PT-r0010w2000-CTLFireability-10 640 m, 6 m/sec, 1277 t fired, .

Time elapsed: 198 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0010w2000-CTLFireability-01: INITIAL false preprocessing
RwMutex-PT-r0010w2000-CTLFireability-11: CTL false CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-12: CTL true CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-13: CTL false CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-14: CTL true CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0010w2000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-10: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 101/349 1/32 RwMutex-PT-r0010w2000-CTLFireability-10 674 m, 6 m/sec, 1345 t fired, .

Time elapsed: 203 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0010w2000-CTLFireability-01: INITIAL false preprocessing
RwMutex-PT-r0010w2000-CTLFireability-11: CTL false CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-12: CTL true CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-13: CTL false CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-14: CTL true CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0010w2000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-10: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 106/349 1/32 RwMutex-PT-r0010w2000-CTLFireability-10 709 m, 7 m/sec, 1415 t fired, .

Time elapsed: 208 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0010w2000-CTLFireability-01: INITIAL false preprocessing
RwMutex-PT-r0010w2000-CTLFireability-11: CTL false CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-12: CTL true CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-13: CTL false CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-14: CTL true CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0010w2000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-10: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 111/349 1/32 RwMutex-PT-r0010w2000-CTLFireability-10 743 m, 6 m/sec, 1483 t fired, .

Time elapsed: 213 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0010w2000-CTLFireability-01: INITIAL false preprocessing
RwMutex-PT-r0010w2000-CTLFireability-11: CTL false CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-12: CTL true CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-13: CTL false CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-14: CTL true CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0010w2000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-10: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 116/349 1/32 RwMutex-PT-r0010w2000-CTLFireability-10 777 m, 6 m/sec, 1551 t fired, .

Time elapsed: 218 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0010w2000-CTLFireability-01: INITIAL false preprocessing
RwMutex-PT-r0010w2000-CTLFireability-11: CTL false CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-12: CTL true CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-13: CTL false CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-14: CTL true CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0010w2000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-10: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 121/349 1/32 RwMutex-PT-r0010w2000-CTLFireability-10 811 m, 6 m/sec, 1619 t fired, .

Time elapsed: 223 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0010w2000-CTLFireability-01: INITIAL false preprocessing
RwMutex-PT-r0010w2000-CTLFireability-11: CTL false CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-12: CTL true CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-13: CTL false CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-14: CTL true CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0010w2000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-10: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 126/349 1/32 RwMutex-PT-r0010w2000-CTLFireability-10 845 m, 6 m/sec, 1687 t fired, .

Time elapsed: 228 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0010w2000-CTLFireability-01: INITIAL false preprocessing
RwMutex-PT-r0010w2000-CTLFireability-11: CTL false CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-12: CTL true CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-13: CTL false CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-14: CTL true CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0010w2000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-10: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 131/349 1/32 RwMutex-PT-r0010w2000-CTLFireability-10 880 m, 7 m/sec, 1757 t fired, .

Time elapsed: 233 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0010w2000-CTLFireability-01: INITIAL false preprocessing
RwMutex-PT-r0010w2000-CTLFireability-11: CTL false CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-12: CTL true CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-13: CTL false CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-14: CTL true CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0010w2000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-10: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 136/349 1/32 RwMutex-PT-r0010w2000-CTLFireability-10 914 m, 6 m/sec, 1825 t fired, .

Time elapsed: 238 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0010w2000-CTLFireability-01: INITIAL false preprocessing
RwMutex-PT-r0010w2000-CTLFireability-11: CTL false CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-12: CTL true CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-13: CTL false CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-14: CTL true CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0010w2000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-10: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 141/349 1/32 RwMutex-PT-r0010w2000-CTLFireability-10 949 m, 7 m/sec, 1895 t fired, .

Time elapsed: 243 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0010w2000-CTLFireability-01: INITIAL false preprocessing
RwMutex-PT-r0010w2000-CTLFireability-11: CTL false CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-12: CTL true CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-13: CTL false CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-14: CTL true CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0010w2000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-10: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 146/349 1/32 RwMutex-PT-r0010w2000-CTLFireability-10 983 m, 6 m/sec, 1963 t fired, .

Time elapsed: 248 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0010w2000-CTLFireability-01: INITIAL false preprocessing
RwMutex-PT-r0010w2000-CTLFireability-11: CTL false CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-12: CTL true CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-13: CTL false CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-14: CTL true CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0010w2000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-10: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 151/349 1/32 RwMutex-PT-r0010w2000-CTLFireability-10 1017 m, 6 m/sec, 2031 t fired, .

Time elapsed: 253 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0010w2000-CTLFireability-01: INITIAL false preprocessing
RwMutex-PT-r0010w2000-CTLFireability-11: CTL false CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-12: CTL true CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-13: CTL false CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-14: CTL true CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0010w2000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-10: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 156/349 1/32 RwMutex-PT-r0010w2000-CTLFireability-10 1052 m, 7 m/sec, 2101 t fired, .

Time elapsed: 258 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0010w2000-CTLFireability-01: INITIAL false preprocessing
RwMutex-PT-r0010w2000-CTLFireability-11: CTL false CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-12: CTL true CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-13: CTL false CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-14: CTL true CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0010w2000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-10: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 161/349 1/32 RwMutex-PT-r0010w2000-CTLFireability-10 1086 m, 6 m/sec, 2169 t fired, .

Time elapsed: 263 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0010w2000-CTLFireability-01: INITIAL false preprocessing
RwMutex-PT-r0010w2000-CTLFireability-11: CTL false CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-12: CTL true CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-13: CTL false CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-14: CTL true CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0010w2000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-10: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 166/349 1/32 RwMutex-PT-r0010w2000-CTLFireability-10 1120 m, 6 m/sec, 2237 t fired, .

Time elapsed: 268 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0010w2000-CTLFireability-01: INITIAL false preprocessing
RwMutex-PT-r0010w2000-CTLFireability-11: CTL false CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-12: CTL true CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-13: CTL false CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-14: CTL true CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0010w2000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-10: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 171/349 1/32 RwMutex-PT-r0010w2000-CTLFireability-10 1155 m, 7 m/sec, 2307 t fired, .

Time elapsed: 273 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0010w2000-CTLFireability-01: INITIAL false preprocessing
RwMutex-PT-r0010w2000-CTLFireability-11: CTL false CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-12: CTL true CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-13: CTL false CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-14: CTL true CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0010w2000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-10: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 176/349 1/32 RwMutex-PT-r0010w2000-CTLFireability-10 1189 m, 6 m/sec, 2375 t fired, .

Time elapsed: 278 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0010w2000-CTLFireability-01: INITIAL false preprocessing
RwMutex-PT-r0010w2000-CTLFireability-11: CTL false CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-12: CTL true CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-13: CTL false CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-14: CTL true CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0010w2000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-10: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 181/349 1/32 RwMutex-PT-r0010w2000-CTLFireability-10 1224 m, 7 m/sec, 2445 t fired, .

Time elapsed: 283 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0010w2000-CTLFireability-01: INITIAL false preprocessing
RwMutex-PT-r0010w2000-CTLFireability-11: CTL false CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-12: CTL true CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-13: CTL false CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-14: CTL true CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0010w2000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-10: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 186/349 1/32 RwMutex-PT-r0010w2000-CTLFireability-10 1258 m, 6 m/sec, 2513 t fired, .

Time elapsed: 288 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0010w2000-CTLFireability-01: INITIAL false preprocessing
RwMutex-PT-r0010w2000-CTLFireability-11: CTL false CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-12: CTL true CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-13: CTL false CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-14: CTL true CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0010w2000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-10: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 191/349 1/32 RwMutex-PT-r0010w2000-CTLFireability-10 1292 m, 6 m/sec, 2581 t fired, .

Time elapsed: 293 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0010w2000-CTLFireability-01: INITIAL false preprocessing
RwMutex-PT-r0010w2000-CTLFireability-11: CTL false CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-12: CTL true CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-13: CTL false CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-14: CTL true CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0010w2000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-10: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 196/349 1/32 RwMutex-PT-r0010w2000-CTLFireability-10 1326 m, 6 m/sec, 2649 t fired, .

Time elapsed: 298 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0010w2000-CTLFireability-01: INITIAL false preprocessing
RwMutex-PT-r0010w2000-CTLFireability-11: CTL false CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-12: CTL true CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-13: CTL false CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-14: CTL true CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0010w2000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-10: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 201/349 1/32 RwMutex-PT-r0010w2000-CTLFireability-10 1361 m, 7 m/sec, 2719 t fired, .

Time elapsed: 303 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0010w2000-CTLFireability-01: INITIAL false preprocessing
RwMutex-PT-r0010w2000-CTLFireability-11: CTL false CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-12: CTL true CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-13: CTL false CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-14: CTL true CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0010w2000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-10: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 206/349 1/32 RwMutex-PT-r0010w2000-CTLFireability-10 1395 m, 6 m/sec, 2787 t fired, .

Time elapsed: 308 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0010w2000-CTLFireability-01: INITIAL false preprocessing
RwMutex-PT-r0010w2000-CTLFireability-11: CTL false CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-12: CTL true CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-13: CTL false CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-14: CTL true CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0010w2000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-10: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 211/349 1/32 RwMutex-PT-r0010w2000-CTLFireability-10 1429 m, 6 m/sec, 2855 t fired, .

Time elapsed: 313 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0010w2000-CTLFireability-01: INITIAL false preprocessing
RwMutex-PT-r0010w2000-CTLFireability-11: CTL false CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-12: CTL true CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-13: CTL false CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-14: CTL true CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0010w2000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-10: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 216/349 1/32 RwMutex-PT-r0010w2000-CTLFireability-10 1463 m, 6 m/sec, 2923 t fired, .

Time elapsed: 318 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0010w2000-CTLFireability-01: INITIAL false preprocessing
RwMutex-PT-r0010w2000-CTLFireability-11: CTL false CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-12: CTL true CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-13: CTL false CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-14: CTL true CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0010w2000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-10: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 221/349 1/32 RwMutex-PT-r0010w2000-CTLFireability-10 1497 m, 6 m/sec, 2991 t fired, .

Time elapsed: 323 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0010w2000-CTLFireability-01: INITIAL false preprocessing
RwMutex-PT-r0010w2000-CTLFireability-11: CTL false CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-12: CTL true CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-13: CTL false CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-14: CTL true CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0010w2000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-10: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 226/349 1/32 RwMutex-PT-r0010w2000-CTLFireability-10 2540 m, 208 m/sec, 13270 t fired, .

Time elapsed: 328 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0010w2000-CTLFireability-01: INITIAL false preprocessing
RwMutex-PT-r0010w2000-CTLFireability-11: CTL false CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-12: CTL true CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-13: CTL false CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-14: CTL true CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0010w2000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-10: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 231/349 1/32 RwMutex-PT-r0010w2000-CTLFireability-10 2573 m, 6 m/sec, 13336 t fired, .

Time elapsed: 333 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0010w2000-CTLFireability-01: INITIAL false preprocessing
RwMutex-PT-r0010w2000-CTLFireability-11: CTL false CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-12: CTL true CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-13: CTL false CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-14: CTL true CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0010w2000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-10: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 236/349 1/32 RwMutex-PT-r0010w2000-CTLFireability-10 2606 m, 6 m/sec, 13402 t fired, .

Time elapsed: 338 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0010w2000-CTLFireability-01: INITIAL false preprocessing
RwMutex-PT-r0010w2000-CTLFireability-11: CTL false CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-12: CTL true CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-13: CTL false CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-14: CTL true CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0010w2000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-10: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 241/349 1/32 RwMutex-PT-r0010w2000-CTLFireability-10 2638 m, 6 m/sec, 13466 t fired, .

Time elapsed: 343 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0010w2000-CTLFireability-01: INITIAL false preprocessing
RwMutex-PT-r0010w2000-CTLFireability-11: CTL false CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-12: CTL true CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-13: CTL false CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-14: CTL true CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0010w2000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-10: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 246/349 1/32 RwMutex-PT-r0010w2000-CTLFireability-10 2671 m, 6 m/sec, 13532 t fired, .

Time elapsed: 348 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0010w2000-CTLFireability-01: INITIAL false preprocessing
RwMutex-PT-r0010w2000-CTLFireability-11: CTL false CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-12: CTL true CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-13: CTL false CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-14: CTL true CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0010w2000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-10: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 251/349 1/32 RwMutex-PT-r0010w2000-CTLFireability-10 2704 m, 6 m/sec, 13598 t fired, .

Time elapsed: 353 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0010w2000-CTLFireability-01: INITIAL false preprocessing
RwMutex-PT-r0010w2000-CTLFireability-11: CTL false CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-12: CTL true CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-13: CTL false CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-14: CTL true CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0010w2000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-10: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 256/349 1/32 RwMutex-PT-r0010w2000-CTLFireability-10 2736 m, 6 m/sec, 13662 t fired, .

Time elapsed: 358 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0010w2000-CTLFireability-01: INITIAL false preprocessing
RwMutex-PT-r0010w2000-CTLFireability-11: CTL false CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-12: CTL true CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-13: CTL false CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-14: CTL true CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0010w2000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-10: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 261/349 1/32 RwMutex-PT-r0010w2000-CTLFireability-10 2769 m, 6 m/sec, 13728 t fired, .

Time elapsed: 363 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0010w2000-CTLFireability-01: INITIAL false preprocessing
RwMutex-PT-r0010w2000-CTLFireability-11: CTL false CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-12: CTL true CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-13: CTL false CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-14: CTL true CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0010w2000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-10: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 266/349 1/32 RwMutex-PT-r0010w2000-CTLFireability-10 2802 m, 6 m/sec, 13794 t fired, .

Time elapsed: 368 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0010w2000-CTLFireability-01: INITIAL false preprocessing
RwMutex-PT-r0010w2000-CTLFireability-11: CTL false CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-12: CTL true CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-13: CTL false CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-14: CTL true CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0010w2000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-10: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 271/349 1/32 RwMutex-PT-r0010w2000-CTLFireability-10 2834 m, 6 m/sec, 13859 t fired, .

Time elapsed: 373 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0010w2000-CTLFireability-01: INITIAL false preprocessing
RwMutex-PT-r0010w2000-CTLFireability-11: CTL false CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-12: CTL true CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-13: CTL false CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-14: CTL true CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0010w2000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-10: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 276/349 1/32 RwMutex-PT-r0010w2000-CTLFireability-10 2867 m, 6 m/sec, 13925 t fired, .

Time elapsed: 378 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0010w2000-CTLFireability-01: INITIAL false preprocessing
RwMutex-PT-r0010w2000-CTLFireability-11: CTL false CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-12: CTL true CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-13: CTL false CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-14: CTL true CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0010w2000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-10: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 281/349 1/32 RwMutex-PT-r0010w2000-CTLFireability-10 2899 m, 6 m/sec, 13989 t fired, .

Time elapsed: 383 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0010w2000-CTLFireability-01: INITIAL false preprocessing
RwMutex-PT-r0010w2000-CTLFireability-11: CTL false CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-12: CTL true CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-13: CTL false CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-14: CTL true CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0010w2000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-10: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 286/349 1/32 RwMutex-PT-r0010w2000-CTLFireability-10 2932 m, 6 m/sec, 14055 t fired, .

Time elapsed: 388 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0010w2000-CTLFireability-01: INITIAL false preprocessing
RwMutex-PT-r0010w2000-CTLFireability-11: CTL false CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-12: CTL true CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-13: CTL false CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-14: CTL true CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0010w2000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-10: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 291/349 1/32 RwMutex-PT-r0010w2000-CTLFireability-10 2966 m, 6 m/sec, 14123 t fired, .

Time elapsed: 393 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0010w2000-CTLFireability-01: INITIAL false preprocessing
RwMutex-PT-r0010w2000-CTLFireability-11: CTL false CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-12: CTL true CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-13: CTL false CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-14: CTL true CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0010w2000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-10: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 296/349 1/32 RwMutex-PT-r0010w2000-CTLFireability-10 3001 m, 7 m/sec, 14193 t fired, .

Time elapsed: 398 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 16
lola: FINISHED task # 31 (type EXCL) for RwMutex-PT-r0010w2000-CTLFireability-10
lola: result : false
lola: markings : 3024
lola: fired transitions : 14240
lola: time used : 300.000000
lola: memory pages used : 1
lola: LAUNCH task # 28 (type EXCL) for 27 RwMutex-PT-r0010w2000-CTLFireability-09
lola: time limit : 355 sec
lola: memory limit: 32 pages
lola: FINISHED task # 28 (type EXCL) for RwMutex-PT-r0010w2000-CTLFireability-09
lola: result : true
lola: markings : 2011
lola: fired transitions : 4516
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 25 (type EXCL) for 24 RwMutex-PT-r0010w2000-CTLFireability-08
lola: time limit : 399 sec
lola: memory limit: 32 pages
lola: FINISHED task # 25 (type EXCL) for RwMutex-PT-r0010w2000-CTLFireability-08
lola: result : true
lola: markings : 2011
lola: fired transitions : 4019
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 22 (type EXCL) for 21 RwMutex-PT-r0010w2000-CTLFireability-07
lola: time limit : 456 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0010w2000-CTLFireability-01: INITIAL false preprocessing
RwMutex-PT-r0010w2000-CTLFireability-08: CTL true CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-09: CTL true CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-10: CTL false CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-11: CTL false CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-12: CTL true CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-13: CTL false CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-14: CTL true CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RwMutex-PT-r0010w2000-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RwMutex-PT-r0010w2000-CTLFireability-07: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 1/456 1/32 RwMutex-PT-r0010w2000-CTLFireability-07 2992 m, 598 m/sec, 24118 t fired, .

Time elapsed: 403 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 16
lola: FINISHED task # 22 (type EXCL) for RwMutex-PT-r0010w2000-CTLFireability-07
lola: result : false
lola: markings : 3024
lola: fired transitions : 24311
lola: time used : 1.000000
lola: memory pages used : 1
lola: LAUNCH task # 19 (type EXCL) for 18 RwMutex-PT-r0010w2000-CTLFireability-06
lola: time limit : 532 sec
lola: memory limit: 32 pages
lola: FINISHED task # 19 (type EXCL) for RwMutex-PT-r0010w2000-CTLFireability-06
lola: result : true
lola: markings : 3024
lola: fired transitions : 20290
lola: time used : 1.000000
lola: memory pages used : 1
lola: LAUNCH task # 16 (type EXCL) for 15 RwMutex-PT-r0010w2000-CTLFireability-05
lola: time limit : 639 sec
lola: memory limit: 32 pages
lola: FINISHED task # 16 (type EXCL) for RwMutex-PT-r0010w2000-CTLFireability-05
lola: result : false
lola: markings : 2011
lola: fired transitions : 3423
lola: time used : 1.000000
lola: memory pages used : 1
lola: LAUNCH task # 13 (type EXCL) for 12 RwMutex-PT-r0010w2000-CTLFireability-04
lola: time limit : 798 sec
lola: memory limit: 32 pages
lola: FINISHED task # 13 (type EXCL) for RwMutex-PT-r0010w2000-CTLFireability-04
lola: result : false
lola: markings : 1058
lola: fired transitions : 2116
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 7 (type EXCL) for 6 RwMutex-PT-r0010w2000-CTLFireability-02
lola: time limit : 1065 sec
lola: memory limit: 32 pages
lola: FINISHED task # 7 (type EXCL) for RwMutex-PT-r0010w2000-CTLFireability-02
lola: result : false
lola: markings : 3024
lola: fired transitions : 14240
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 1 (type EXCL) for 0 RwMutex-PT-r0010w2000-CTLFireability-00
lola: time limit : 1597 sec
lola: memory limit: 32 pages
lola: FINISHED task # 1 (type EXCL) for RwMutex-PT-r0010w2000-CTLFireability-00
lola: result : false
lola: markings : 2011
lola: fired transitions : 10052
lola: time used : 1.000000
lola: memory pages used : 1
lola: LAUNCH task # 10 (type EXCL) for 9 RwMutex-PT-r0010w2000-CTLFireability-03
lola: time limit : 3194 sec
lola: memory limit: 32 pages
lola: FINISHED task # 10 (type EXCL) for RwMutex-PT-r0010w2000-CTLFireability-03
lola: result : true
lola: markings : 134
lola: fired transitions : 272
lola: time used : 0.000000
lola: memory pages used : 1
lola: Portfolio finished: no open formulas

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RwMutex-PT-r0010w2000-CTLFireability-00: CTL false CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-01: INITIAL false preprocessing
RwMutex-PT-r0010w2000-CTLFireability-02: CTL false CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-03: CTL true CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-04: CTL false CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-05: CTL false CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-06: CTL true CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-07: CTL false CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-08: CTL true CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-09: CTL true CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-10: CTL false CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-11: CTL false CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-12: CTL true CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-13: CTL false CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-14: CTL true CTL model checker
RwMutex-PT-r0010w2000-CTLFireability-15: CTL true CTL model checker


Time elapsed: 406 secs. Pages in use: 1

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="RwMutex-PT-r0010w2000"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lola"
echo " Input is RwMutex-PT-r0010w2000, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r358-smll-167891807300154"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/RwMutex-PT-r0010w2000.tgz
mv RwMutex-PT-r0010w2000 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;