fond
Model Checking Contest 2023
13th edition, Paris, France, April 26, 2023 (at TOOLympics II)
Execution of r329-tall-167889202400746
Last Updated
May 14, 2023

About the Execution of LTSMin+red for ResAllocation-PT-R015C002

Execution Summary
Max Memory
Used (MB)
Time wait (ms) CPU Usage (ms) I/O Wait (ms) Computed Result Execution
Status
320.411 3576625.00 14287966.00 359.80 ?F?????????????? normal

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r329-tall-167889202400746.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool ltsminxred
Input is ResAllocation-PT-R015C002, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r329-tall-167889202400746
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 536K
-rw-r--r-- 1 mcc users 6.4K Feb 25 15:32 CTLCardinality.txt
-rw-r--r-- 1 mcc users 62K Feb 25 15:32 CTLCardinality.xml
-rw-r--r-- 1 mcc users 6.8K Feb 25 15:31 CTLFireability.txt
-rw-r--r-- 1 mcc users 64K Feb 25 15:31 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:41 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.7K Jan 29 11:41 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.8K Feb 25 16:45 LTLCardinality.txt
-rw-r--r-- 1 mcc users 25K Feb 25 16:45 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.3K Feb 25 16:45 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Feb 25 16:45 LTLFireability.xml
-rw-r--r-- 1 mcc users 12K Feb 25 15:33 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 119K Feb 25 15:33 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 11K Feb 25 15:32 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 90K Feb 25 15:32 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.8K Feb 25 16:45 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.8K Feb 25 16:45 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 equiv_col
-rw-r--r-- 1 mcc users 9 Mar 5 18:23 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 iscolored
-rw-r--r-- 1 mcc users 64K Mar 5 18:23 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME ResAllocation-PT-R015C002-CTLFireability-00
FORMULA_NAME ResAllocation-PT-R015C002-CTLFireability-01
FORMULA_NAME ResAllocation-PT-R015C002-CTLFireability-02
FORMULA_NAME ResAllocation-PT-R015C002-CTLFireability-03
FORMULA_NAME ResAllocation-PT-R015C002-CTLFireability-04
FORMULA_NAME ResAllocation-PT-R015C002-CTLFireability-05
FORMULA_NAME ResAllocation-PT-R015C002-CTLFireability-06
FORMULA_NAME ResAllocation-PT-R015C002-CTLFireability-07
FORMULA_NAME ResAllocation-PT-R015C002-CTLFireability-08
FORMULA_NAME ResAllocation-PT-R015C002-CTLFireability-09
FORMULA_NAME ResAllocation-PT-R015C002-CTLFireability-10
FORMULA_NAME ResAllocation-PT-R015C002-CTLFireability-11
FORMULA_NAME ResAllocation-PT-R015C002-CTLFireability-12
FORMULA_NAME ResAllocation-PT-R015C002-CTLFireability-13
FORMULA_NAME ResAllocation-PT-R015C002-CTLFireability-14
FORMULA_NAME ResAllocation-PT-R015C002-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1679167577930

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=ltsminxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=ResAllocation-PT-R015C002
Applying reductions before tool ltsmin
Invoking reducer
Running Version 202303021504
[2023-03-18 19:26:19] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-18 19:26:19] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-18 19:26:19] [INFO ] Load time of PNML (sax parser for PT used): 41 ms
[2023-03-18 19:26:19] [INFO ] Transformed 60 places.
[2023-03-18 19:26:19] [INFO ] Transformed 32 transitions.
[2023-03-18 19:26:19] [INFO ] Parsed PT model containing 60 places and 32 transitions and 150 arcs in 102 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 10 ms.
Support contains 60 out of 60 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 60/60 places, 32/32 transitions.
Applied a total of 0 rules in 9 ms. Remains 60 /60 variables (removed 0) and now considering 32/32 (removed 0) transitions.
// Phase 1: matrix 32 rows 60 cols
[2023-03-18 19:26:19] [INFO ] Computed 30 place invariants in 7 ms
[2023-03-18 19:26:19] [INFO ] Implicit Places using invariants in 159 ms returned []
[2023-03-18 19:26:19] [INFO ] Invariant cache hit.
[2023-03-18 19:26:19] [INFO ] Implicit Places using invariants and state equation in 71 ms returned []
Implicit Place search using SMT with State Equation took 256 ms to find 0 implicit places.
[2023-03-18 19:26:19] [INFO ] Invariant cache hit.
[2023-03-18 19:26:19] [INFO ] Dead Transitions using invariants and state equation in 50 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 318 ms. Remains : 60/60 places, 32/32 transitions.
Support contains 60 out of 60 places after structural reductions.
[2023-03-18 19:26:20] [INFO ] Flatten gal took : 21 ms
[2023-03-18 19:26:20] [INFO ] Flatten gal took : 10 ms
[2023-03-18 19:26:20] [INFO ] Input system was already deterministic with 32 transitions.
Incomplete random walk after 10000 steps, including 147 resets, run finished after 444 ms. (steps per millisecond=22 ) properties (out of 55) seen :43
Incomplete Best-First random walk after 10001 steps, including 19 resets, run finished after 48 ms. (steps per millisecond=208 ) properties (out of 12) seen :3
Incomplete Best-First random walk after 10001 steps, including 16 resets, run finished after 28 ms. (steps per millisecond=357 ) properties (out of 9) seen :5
Incomplete Best-First random walk after 10000 steps, including 37 resets, run finished after 50 ms. (steps per millisecond=200 ) properties (out of 4) seen :0
Incomplete Best-First random walk after 10001 steps, including 32 resets, run finished after 32 ms. (steps per millisecond=312 ) properties (out of 4) seen :0
Incomplete Best-First random walk after 10000 steps, including 33 resets, run finished after 32 ms. (steps per millisecond=312 ) properties (out of 4) seen :0
Incomplete Best-First random walk after 10001 steps, including 25 resets, run finished after 39 ms. (steps per millisecond=256 ) properties (out of 4) seen :0
Running SMT prover for 4 properties.
[2023-03-18 19:26:20] [INFO ] Invariant cache hit.
[2023-03-18 19:26:20] [INFO ] [Real]Absence check using 30 positive place invariants in 5 ms returned sat
[2023-03-18 19:26:21] [INFO ] After 108ms SMT Verify possible using all constraints in real domain returned unsat :1 sat :0 real:3
[2023-03-18 19:26:21] [INFO ] [Nat]Absence check using 30 positive place invariants in 7 ms returned sat
[2023-03-18 19:26:21] [INFO ] After 26ms SMT Verify possible using state equation in natural domain returned unsat :1 sat :3
[2023-03-18 19:26:21] [INFO ] Deduced a trap composed of 4 places in 30 ms of which 4 ms to minimize.
[2023-03-18 19:26:21] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 37 ms
[2023-03-18 19:26:21] [INFO ] After 80ms SMT Verify possible using trap constraints in natural domain returned unsat :1 sat :3
Attempting to minimize the solution found.
Minimization took 12 ms.
[2023-03-18 19:26:21] [INFO ] After 143ms SMT Verify possible using all constraints in natural domain returned unsat :1 sat :3
Fused 4 Parikh solutions to 2 different solutions.
Parikh walk visited 1 properties in 6 ms.
Support contains 6 out of 60 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 60/60 places, 32/32 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 0 with 3 rules applied. Total rules applied 3 place count 58 transition count 31
Free-agglomeration rule applied 1 times.
Iterating global reduction 0 with 1 rules applied. Total rules applied 4 place count 58 transition count 30
Reduce places removed 2 places and 0 transitions.
Iterating post reduction 0 with 2 rules applied. Total rules applied 6 place count 56 transition count 30
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 1 with 3 rules applied. Total rules applied 9 place count 54 transition count 29
Free-agglomeration rule applied 1 times.
Iterating global reduction 1 with 1 rules applied. Total rules applied 10 place count 54 transition count 28
Reduce places removed 2 places and 0 transitions.
Iterating post reduction 1 with 2 rules applied. Total rules applied 12 place count 52 transition count 28
Free-agglomeration rule (complex) applied 1 times.
Iterating global reduction 2 with 1 rules applied. Total rules applied 13 place count 52 transition count 27
Reduce places removed 2 places and 0 transitions.
Iterating post reduction 2 with 2 rules applied. Total rules applied 15 place count 50 transition count 27
Applied a total of 15 rules in 19 ms. Remains 50 /60 variables (removed 10) and now considering 27/32 (removed 5) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 20 ms. Remains : 50/60 places, 27/32 transitions.
Incomplete random walk after 10000 steps, including 217 resets, run finished after 101 ms. (steps per millisecond=99 ) properties (out of 2) seen :0
Incomplete Best-First random walk after 10001 steps, including 55 resets, run finished after 36 ms. (steps per millisecond=277 ) properties (out of 2) seen :0
Incomplete Best-First random walk after 10000 steps, including 56 resets, run finished after 30 ms. (steps per millisecond=333 ) properties (out of 2) seen :0
Probably explored full state space saw : 32768 states, properties seen :1
Probabilistic random walk after 159744 steps, saw 32768 distinct states, run finished after 398 ms. (steps per millisecond=401 ) properties seen :1
Explored full state space saw : 32768 states, properties seen :0
Exhaustive walk after 159744 steps, saw 32768 distinct states, run finished after 163 ms. (steps per millisecond=980 ) properties seen :0
Successfully simplified 2 atomic propositions for a total of 16 simplifications.
[2023-03-18 19:26:21] [INFO ] Flatten gal took : 5 ms
[2023-03-18 19:26:21] [INFO ] Flatten gal took : 6 ms
[2023-03-18 19:26:22] [INFO ] Input system was already deterministic with 32 transitions.
Computed a total of 0 stabilizing places and 0 stable transitions
Starting structural reductions in LTL mode, iteration 0 : 60/60 places, 32/32 transitions.
Applied a total of 0 rules in 1 ms. Remains 60 /60 variables (removed 0) and now considering 32/32 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 60/60 places, 32/32 transitions.
[2023-03-18 19:26:22] [INFO ] Flatten gal took : 4 ms
[2023-03-18 19:26:22] [INFO ] Flatten gal took : 4 ms
[2023-03-18 19:26:22] [INFO ] Input system was already deterministic with 32 transitions.
Starting structural reductions in LTL mode, iteration 0 : 60/60 places, 32/32 transitions.
Applied a total of 0 rules in 1 ms. Remains 60 /60 variables (removed 0) and now considering 32/32 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 60/60 places, 32/32 transitions.
[2023-03-18 19:26:22] [INFO ] Flatten gal took : 3 ms
[2023-03-18 19:26:22] [INFO ] Flatten gal took : 4 ms
[2023-03-18 19:26:22] [INFO ] Input system was already deterministic with 32 transitions.
Starting structural reductions in LTL mode, iteration 0 : 60/60 places, 32/32 transitions.
Applied a total of 0 rules in 1 ms. Remains 60 /60 variables (removed 0) and now considering 32/32 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 60/60 places, 32/32 transitions.
[2023-03-18 19:26:22] [INFO ] Flatten gal took : 4 ms
[2023-03-18 19:26:22] [INFO ] Flatten gal took : 4 ms
[2023-03-18 19:26:22] [INFO ] Input system was already deterministic with 32 transitions.
Starting structural reductions in LTL mode, iteration 0 : 60/60 places, 32/32 transitions.
Applied a total of 0 rules in 1 ms. Remains 60 /60 variables (removed 0) and now considering 32/32 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 60/60 places, 32/32 transitions.
[2023-03-18 19:26:22] [INFO ] Flatten gal took : 4 ms
[2023-03-18 19:26:22] [INFO ] Flatten gal took : 4 ms
[2023-03-18 19:26:22] [INFO ] Input system was already deterministic with 32 transitions.
Starting structural reductions in LTL mode, iteration 0 : 60/60 places, 32/32 transitions.
Applied a total of 0 rules in 1 ms. Remains 60 /60 variables (removed 0) and now considering 32/32 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 60/60 places, 32/32 transitions.
[2023-03-18 19:26:22] [INFO ] Flatten gal took : 3 ms
[2023-03-18 19:26:22] [INFO ] Flatten gal took : 3 ms
[2023-03-18 19:26:22] [INFO ] Input system was already deterministic with 32 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 60/60 places, 32/32 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 0 with 2 rules applied. Total rules applied 2 place count 59 transition count 31
Applied a total of 2 rules in 5 ms. Remains 59 /60 variables (removed 1) and now considering 31/32 (removed 1) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 5 ms. Remains : 59/60 places, 31/32 transitions.
[2023-03-18 19:26:22] [INFO ] Flatten gal took : 3 ms
[2023-03-18 19:26:22] [INFO ] Flatten gal took : 4 ms
[2023-03-18 19:26:22] [INFO ] Input system was already deterministic with 31 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 60/60 places, 32/32 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 0 with 2 rules applied. Total rules applied 2 place count 59 transition count 31
Applied a total of 2 rules in 4 ms. Remains 59 /60 variables (removed 1) and now considering 31/32 (removed 1) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 4 ms. Remains : 59/60 places, 31/32 transitions.
[2023-03-18 19:26:22] [INFO ] Flatten gal took : 4 ms
[2023-03-18 19:26:22] [INFO ] Flatten gal took : 3 ms
[2023-03-18 19:26:22] [INFO ] Input system was already deterministic with 31 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 60/60 places, 32/32 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 0 with 2 rules applied. Total rules applied 2 place count 59 transition count 31
Applied a total of 2 rules in 4 ms. Remains 59 /60 variables (removed 1) and now considering 31/32 (removed 1) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 4 ms. Remains : 59/60 places, 31/32 transitions.
[2023-03-18 19:26:22] [INFO ] Flatten gal took : 3 ms
[2023-03-18 19:26:22] [INFO ] Flatten gal took : 3 ms
[2023-03-18 19:26:22] [INFO ] Input system was already deterministic with 31 transitions.
Starting structural reductions in LTL mode, iteration 0 : 60/60 places, 32/32 transitions.
Applied a total of 0 rules in 1 ms. Remains 60 /60 variables (removed 0) and now considering 32/32 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 60/60 places, 32/32 transitions.
[2023-03-18 19:26:22] [INFO ] Flatten gal took : 3 ms
[2023-03-18 19:26:22] [INFO ] Flatten gal took : 3 ms
[2023-03-18 19:26:22] [INFO ] Input system was already deterministic with 32 transitions.
Starting structural reductions in LTL mode, iteration 0 : 60/60 places, 32/32 transitions.
Applied a total of 0 rules in 1 ms. Remains 60 /60 variables (removed 0) and now considering 32/32 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 60/60 places, 32/32 transitions.
[2023-03-18 19:26:22] [INFO ] Flatten gal took : 3 ms
[2023-03-18 19:26:22] [INFO ] Flatten gal took : 3 ms
[2023-03-18 19:26:22] [INFO ] Input system was already deterministic with 32 transitions.
Starting structural reductions in LTL mode, iteration 0 : 60/60 places, 32/32 transitions.
Applied a total of 0 rules in 1 ms. Remains 60 /60 variables (removed 0) and now considering 32/32 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 60/60 places, 32/32 transitions.
[2023-03-18 19:26:22] [INFO ] Flatten gal took : 3 ms
[2023-03-18 19:26:22] [INFO ] Flatten gal took : 4 ms
[2023-03-18 19:26:22] [INFO ] Input system was already deterministic with 32 transitions.
Starting structural reductions in LTL mode, iteration 0 : 60/60 places, 32/32 transitions.
Applied a total of 0 rules in 0 ms. Remains 60 /60 variables (removed 0) and now considering 32/32 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 0 ms. Remains : 60/60 places, 32/32 transitions.
[2023-03-18 19:26:22] [INFO ] Flatten gal took : 4 ms
[2023-03-18 19:26:22] [INFO ] Flatten gal took : 4 ms
[2023-03-18 19:26:22] [INFO ] Input system was already deterministic with 32 transitions.
Starting structural reductions in LTL mode, iteration 0 : 60/60 places, 32/32 transitions.
Applied a total of 0 rules in 1 ms. Remains 60 /60 variables (removed 0) and now considering 32/32 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 60/60 places, 32/32 transitions.
[2023-03-18 19:26:22] [INFO ] Flatten gal took : 3 ms
[2023-03-18 19:26:22] [INFO ] Flatten gal took : 3 ms
[2023-03-18 19:26:22] [INFO ] Input system was already deterministic with 32 transitions.
Starting structural reductions in LTL mode, iteration 0 : 60/60 places, 32/32 transitions.
Applied a total of 0 rules in 1 ms. Remains 60 /60 variables (removed 0) and now considering 32/32 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 60/60 places, 32/32 transitions.
[2023-03-18 19:26:22] [INFO ] Flatten gal took : 3 ms
[2023-03-18 19:26:22] [INFO ] Flatten gal took : 3 ms
[2023-03-18 19:26:22] [INFO ] Input system was already deterministic with 32 transitions.
Starting structural reductions in LTL mode, iteration 0 : 60/60 places, 32/32 transitions.
Applied a total of 0 rules in 1 ms. Remains 60 /60 variables (removed 0) and now considering 32/32 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 60/60 places, 32/32 transitions.
[2023-03-18 19:26:22] [INFO ] Flatten gal took : 2 ms
[2023-03-18 19:26:22] [INFO ] Flatten gal took : 3 ms
[2023-03-18 19:26:22] [INFO ] Input system was already deterministic with 32 transitions.
Starting structural reductions in LTL mode, iteration 0 : 60/60 places, 32/32 transitions.
Applied a total of 0 rules in 1 ms. Remains 60 /60 variables (removed 0) and now considering 32/32 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 60/60 places, 32/32 transitions.
[2023-03-18 19:26:22] [INFO ] Flatten gal took : 3 ms
[2023-03-18 19:26:22] [INFO ] Flatten gal took : 2 ms
[2023-03-18 19:26:22] [INFO ] Input system was already deterministic with 32 transitions.
[2023-03-18 19:26:22] [INFO ] Flatten gal took : 4 ms
[2023-03-18 19:26:22] [INFO ] Flatten gal took : 4 ms
[2023-03-18 19:26:22] [INFO ] Export to MCC of 16 properties in file /home/mcc/execution/CTLFireability.sr.xml took 4 ms.
[2023-03-18 19:26:22] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 60 places, 32 transitions and 150 arcs took 0 ms.
Total runtime 2946 ms.
There are residual formulas that ITS could not solve within timeout
pnml2lts-sym model.pnml --lace-workers=4 --vset=lddmc --saturation=sat -rbs,w2W,ru,hf --sylvan-sizes=20,28,20,28 --ctl=/tmp/474/ctl_0_ --ctl=/tmp/474/ctl_1_ --ctl=/tmp/474/ctl_2_ --ctl=/tmp/474/ctl_3_ --ctl=/tmp/474/ctl_4_ --ctl=/tmp/474/ctl_5_ --ctl=/tmp/474/ctl_6_ --ctl=/tmp/474/ctl_7_ --ctl=/tmp/474/ctl_8_ --ctl=/tmp/474/ctl_9_ --ctl=/tmp/474/ctl_10_ --ctl=/tmp/474/ctl_11_ --ctl=/tmp/474/ctl_12_ --ctl=/tmp/474/ctl_13_ --ctl=/tmp/474/ctl_14_ --ctl=/tmp/474/ctl_15_ --mu-par --mu-opt
TIME LIMIT: Killed by timeout after 3570 seconds
MemTotal: 16393216 kB
MemFree: 15968232 kB
After kill :
MemTotal: 16393216 kB
MemFree: 16095444 kB
Could not compute solution for formula : ResAllocation-PT-R015C002-CTLFireability-00
FORMULA ResAllocation-PT-R015C002-CTLFireability-01 FALSE TECHNIQUES DECISION_DIAGRAMS PARALLEL_PROCESSING USE_NUPN
Could not compute solution for formula : ResAllocation-PT-R015C002-CTLFireability-02
Could not compute solution for formula : ResAllocation-PT-R015C002-CTLFireability-03
Could not compute solution for formula : ResAllocation-PT-R015C002-CTLFireability-04
Could not compute solution for formula : ResAllocation-PT-R015C002-CTLFireability-05
Could not compute solution for formula : ResAllocation-PT-R015C002-CTLFireability-06
Could not compute solution for formula : ResAllocation-PT-R015C002-CTLFireability-07
Could not compute solution for formula : ResAllocation-PT-R015C002-CTLFireability-08
Could not compute solution for formula : ResAllocation-PT-R015C002-CTLFireability-09
Could not compute solution for formula : ResAllocation-PT-R015C002-CTLFireability-10
Could not compute solution for formula : ResAllocation-PT-R015C002-CTLFireability-11
Could not compute solution for formula : ResAllocation-PT-R015C002-CTLFireability-12
Could not compute solution for formula : ResAllocation-PT-R015C002-CTLFireability-13
Could not compute solution for formula : ResAllocation-PT-R015C002-CTLFireability-14
Could not compute solution for formula : ResAllocation-PT-R015C002-CTLFireability-15

BK_STOP 1679171154555

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
mcc2023
ctl formula name ResAllocation-PT-R015C002-CTLFireability-00
ctl formula formula --ctl=/tmp/474/ctl_0_
ctl formula name ResAllocation-PT-R015C002-CTLFireability-01
ctl formula formula --ctl=/tmp/474/ctl_1_
ctl formula name ResAllocation-PT-R015C002-CTLFireability-02
ctl formula formula --ctl=/tmp/474/ctl_2_
ctl formula name ResAllocation-PT-R015C002-CTLFireability-03
ctl formula formula --ctl=/tmp/474/ctl_3_
ctl formula name ResAllocation-PT-R015C002-CTLFireability-04
ctl formula formula --ctl=/tmp/474/ctl_4_
ctl formula name ResAllocation-PT-R015C002-CTLFireability-05
ctl formula formula --ctl=/tmp/474/ctl_5_
ctl formula name ResAllocation-PT-R015C002-CTLFireability-06
ctl formula formula --ctl=/tmp/474/ctl_6_
ctl formula name ResAllocation-PT-R015C002-CTLFireability-07
ctl formula formula --ctl=/tmp/474/ctl_7_
ctl formula name ResAllocation-PT-R015C002-CTLFireability-08
ctl formula formula --ctl=/tmp/474/ctl_8_
ctl formula name ResAllocation-PT-R015C002-CTLFireability-09
ctl formula formula --ctl=/tmp/474/ctl_9_
ctl formula name ResAllocation-PT-R015C002-CTLFireability-10
ctl formula formula --ctl=/tmp/474/ctl_10_
ctl formula name ResAllocation-PT-R015C002-CTLFireability-11
ctl formula formula --ctl=/tmp/474/ctl_11_
ctl formula name ResAllocation-PT-R015C002-CTLFireability-12
ctl formula formula --ctl=/tmp/474/ctl_12_
ctl formula name ResAllocation-PT-R015C002-CTLFireability-13
ctl formula formula --ctl=/tmp/474/ctl_13_
ctl formula name ResAllocation-PT-R015C002-CTLFireability-14
ctl formula formula --ctl=/tmp/474/ctl_14_
ctl formula name ResAllocation-PT-R015C002-CTLFireability-15
ctl formula formula --ctl=/tmp/474/ctl_15_
pnml2lts-sym: Exploration order is bfs-prev
pnml2lts-sym: Saturation strategy is sat
pnml2lts-sym: Guided search strategy is unguided
pnml2lts-sym: Attractor strategy is default
pnml2lts-sym: opening model.pnml
pnml2lts-sym: Edge label is id
Warning: program compiled against libxml 210 using older 209
pnml2lts-sym: Petri net has 60 places, 32 transitions and 150 arcs
pnml2lts-sym: Petri net Petri analyzed
pnml2lts-sym: There are no safe places
pnml2lts-sym: Loading Petri net took 0.000 real 0.000 user 0.000 sys
pnml2lts-sym: Initializing regrouping layer
pnml2lts-sym: Regroup specification: bs,w2W,ru,hf
pnml2lts-sym: Regroup Boost's Sloan
pnml2lts-sym: Regroup over-approximate must-write to may-write
pnml2lts-sym: Regroup Row sUbsume
pnml2lts-sym: Reqroup Horizontal Flip
pnml2lts-sym: Regrouping: 32->28 groups
pnml2lts-sym: Regrouping took 0.000 real 0.010 user 0.000 sys
pnml2lts-sym: state vector length is 60; there are 28 groups
pnml2lts-sym: Creating a multi-core ListDD domain.
pnml2lts-sym: Sylvan allocates 15.000 GB virtual memory for nodes table and operation cache.
pnml2lts-sym: Initial nodes table and operation cache requires 60.00 MB.
pnml2lts-sym: Using GBgetTransitionsShortR2W as next-state function
pnml2lts-sym: got initial state
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: Exploration took 961 group checks and 0 next state calls
pnml2lts-sym: reachability took 0.040 real 0.130 user 0.030 sys
pnml2lts-sym: counting visited states...
pnml2lts-sym: counting took 0.000 real 0.000 user 0.000 sys
pnml2lts-sym: state space has 278528 states, 201 nodes
pnml2lts-sym: Formula /tmp/474/ctl_1_ does not hold for the initial state
pnml2lts-sym: vset_sylvan: starting garbage collection
pnml2lts-sym: vset_sylvan: garbage collection done
Killing (15) : 480
Killing (9) : 480

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="ResAllocation-PT-R015C002"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="ltsminxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool ltsminxred"
echo " Input is ResAllocation-PT-R015C002, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r329-tall-167889202400746"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/ResAllocation-PT-R015C002.tgz
mv ResAllocation-PT-R015C002 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;