fond
Model Checking Contest 2023
13th edition, Paris, France, April 26, 2023 (at TOOLympics II)
Execution of r329-tall-167889202400706
Last Updated
May 14, 2023

About the Execution of LTSMin+red for ResAllocation-PT-R003C020

Execution Summary
Max Memory
Used (MB)
Time wait (ms) CPU Usage (ms) I/O Wait (ms) Computed Result Execution
Status
977.176 10073.00 28977.00 459.70 FTFTFTFTTTFTFFFT normal

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r329-tall-167889202400706.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool ltsminxred
Input is ResAllocation-PT-R003C020, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r329-tall-167889202400706
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 676K
-rw-r--r-- 1 mcc users 6.0K Feb 25 15:24 CTLCardinality.txt
-rw-r--r-- 1 mcc users 57K Feb 25 15:24 CTLCardinality.xml
-rw-r--r-- 1 mcc users 6.2K Feb 25 15:23 CTLFireability.txt
-rw-r--r-- 1 mcc users 56K Feb 25 15:23 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:41 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.7K Jan 29 11:41 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.8K Feb 25 16:44 LTLCardinality.txt
-rw-r--r-- 1 mcc users 25K Feb 25 16:44 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.3K Feb 25 16:44 LTLFireability.txt
-rw-r--r-- 1 mcc users 15K Feb 25 16:44 LTLFireability.xml
-rw-r--r-- 1 mcc users 19K Feb 25 15:26 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 203K Feb 25 15:26 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 9.1K Feb 25 15:25 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 75K Feb 25 15:25 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.8K Feb 25 16:44 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.8K Feb 25 16:44 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 equiv_col
-rw-r--r-- 1 mcc users 9 Mar 5 18:23 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 iscolored
-rw-r--r-- 1 mcc users 143K Mar 5 18:23 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME ResAllocation-PT-R003C020-CTLFireability-00
FORMULA_NAME ResAllocation-PT-R003C020-CTLFireability-01
FORMULA_NAME ResAllocation-PT-R003C020-CTLFireability-02
FORMULA_NAME ResAllocation-PT-R003C020-CTLFireability-03
FORMULA_NAME ResAllocation-PT-R003C020-CTLFireability-04
FORMULA_NAME ResAllocation-PT-R003C020-CTLFireability-05
FORMULA_NAME ResAllocation-PT-R003C020-CTLFireability-06
FORMULA_NAME ResAllocation-PT-R003C020-CTLFireability-07
FORMULA_NAME ResAllocation-PT-R003C020-CTLFireability-08
FORMULA_NAME ResAllocation-PT-R003C020-CTLFireability-09
FORMULA_NAME ResAllocation-PT-R003C020-CTLFireability-10
FORMULA_NAME ResAllocation-PT-R003C020-CTLFireability-11
FORMULA_NAME ResAllocation-PT-R003C020-CTLFireability-12
FORMULA_NAME ResAllocation-PT-R003C020-CTLFireability-13
FORMULA_NAME ResAllocation-PT-R003C020-CTLFireability-14
FORMULA_NAME ResAllocation-PT-R003C020-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1679165677960

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=ltsminxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=ResAllocation-PT-R003C020
Applying reductions before tool ltsmin
Invoking reducer
Running Version 202303021504
[2023-03-18 18:54:39] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-18 18:54:39] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-18 18:54:39] [INFO ] Load time of PNML (sax parser for PT used): 56 ms
[2023-03-18 18:54:39] [INFO ] Transformed 120 places.
[2023-03-18 18:54:39] [INFO ] Transformed 80 transitions.
[2023-03-18 18:54:39] [INFO ] Parsed PT model containing 120 places and 80 transitions and 354 arcs in 116 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 10 ms.
Support contains 101 out of 120 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 120/120 places, 80/80 transitions.
Applied a total of 0 rules in 11 ms. Remains 120 /120 variables (removed 0) and now considering 80/80 (removed 0) transitions.
// Phase 1: matrix 80 rows 120 cols
[2023-03-18 18:54:39] [INFO ] Computed 60 place invariants in 13 ms
[2023-03-18 18:54:40] [INFO ] Implicit Places using invariants in 414 ms returned []
[2023-03-18 18:54:40] [INFO ] Invariant cache hit.
[2023-03-18 18:54:40] [INFO ] Implicit Places using invariants and state equation in 100 ms returned []
Implicit Place search using SMT with State Equation took 539 ms to find 0 implicit places.
[2023-03-18 18:54:40] [INFO ] Invariant cache hit.
[2023-03-18 18:54:40] [INFO ] Dead Transitions using invariants and state equation in 72 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 623 ms. Remains : 120/120 places, 80/80 transitions.
Support contains 101 out of 120 places after structural reductions.
[2023-03-18 18:54:40] [INFO ] Flatten gal took : 29 ms
[2023-03-18 18:54:40] [INFO ] Flatten gal took : 14 ms
[2023-03-18 18:54:40] [INFO ] Input system was already deterministic with 80 transitions.
Incomplete random walk after 10000 steps, including 229 resets, run finished after 331 ms. (steps per millisecond=30 ) properties (out of 72) seen :69
Incomplete Best-First random walk after 10001 steps, including 17 resets, run finished after 35 ms. (steps per millisecond=285 ) properties (out of 3) seen :0
Incomplete Best-First random walk after 10000 steps, including 4 resets, run finished after 39 ms. (steps per millisecond=256 ) properties (out of 3) seen :1
Incomplete Best-First random walk after 10001 steps, including 3 resets, run finished after 33 ms. (steps per millisecond=303 ) properties (out of 2) seen :0
Running SMT prover for 2 properties.
[2023-03-18 18:54:41] [INFO ] Invariant cache hit.
[2023-03-18 18:54:41] [INFO ] [Real]Absence check using 60 positive place invariants in 9 ms returned sat
[2023-03-18 18:54:41] [INFO ] After 114ms SMT Verify possible using all constraints in real domain returned unsat :1 sat :0 real:1
[2023-03-18 18:54:41] [INFO ] [Nat]Absence check using 60 positive place invariants in 14 ms returned sat
[2023-03-18 18:54:41] [INFO ] After 31ms SMT Verify possible using state equation in natural domain returned unsat :1 sat :1
[2023-03-18 18:54:41] [INFO ] Deduced a trap composed of 4 places in 125 ms of which 3 ms to minimize.
[2023-03-18 18:54:41] [INFO ] Deduced a trap composed of 4 places in 35 ms of which 0 ms to minimize.
[2023-03-18 18:54:41] [INFO ] Deduced a trap composed of 4 places in 17 ms of which 1 ms to minimize.
[2023-03-18 18:54:41] [INFO ] Trap strengthening (SAT) tested/added 4/3 trap constraints in 208 ms
[2023-03-18 18:54:41] [INFO ] After 246ms SMT Verify possible using trap constraints in natural domain returned unsat :1 sat :1
Attempting to minimize the solution found.
Minimization took 4 ms.
[2023-03-18 18:54:41] [INFO ] After 304ms SMT Verify possible using all constraints in natural domain returned unsat :1 sat :1
Fused 2 Parikh solutions to 1 different solutions.
Finished Parikh walk after 17 steps, including 0 resets, run visited all 1 properties in 1 ms. (steps per millisecond=17 )
Parikh walk visited 1 properties in 2 ms.
Successfully simplified 1 atomic propositions for a total of 16 simplifications.
Initial state reduction rules removed 1 formulas.
FORMULA ResAllocation-PT-R003C020-CTLFireability-03 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
[2023-03-18 18:54:41] [INFO ] Flatten gal took : 8 ms
[2023-03-18 18:54:41] [INFO ] Flatten gal took : 9 ms
[2023-03-18 18:54:41] [INFO ] Input system was already deterministic with 80 transitions.
Computed a total of 0 stabilizing places and 0 stable transitions
Starting structural reductions in LTL mode, iteration 0 : 120/120 places, 80/80 transitions.
Applied a total of 0 rules in 4 ms. Remains 120 /120 variables (removed 0) and now considering 80/80 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 4 ms. Remains : 120/120 places, 80/80 transitions.
[2023-03-18 18:54:41] [INFO ] Flatten gal took : 7 ms
[2023-03-18 18:54:41] [INFO ] Flatten gal took : 7 ms
[2023-03-18 18:54:41] [INFO ] Input system was already deterministic with 80 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 120/120 places, 80/80 transitions.
Performed 8 Post agglomeration using F-continuation condition.Transition count delta: 8
Deduced a syphon composed of 8 places in 0 ms
Reduce places removed 8 places and 0 transitions.
Iterating global reduction 0 with 16 rules applied. Total rules applied 16 place count 112 transition count 72
Applied a total of 16 rules in 14 ms. Remains 112 /120 variables (removed 8) and now considering 72/80 (removed 8) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 14 ms. Remains : 112/120 places, 72/80 transitions.
[2023-03-18 18:54:41] [INFO ] Flatten gal took : 6 ms
[2023-03-18 18:54:41] [INFO ] Flatten gal took : 6 ms
[2023-03-18 18:54:41] [INFO ] Input system was already deterministic with 72 transitions.
Starting structural reductions in LTL mode, iteration 0 : 120/120 places, 80/80 transitions.
Applied a total of 0 rules in 3 ms. Remains 120 /120 variables (removed 0) and now considering 80/80 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 3 ms. Remains : 120/120 places, 80/80 transitions.
[2023-03-18 18:54:41] [INFO ] Flatten gal took : 6 ms
[2023-03-18 18:54:41] [INFO ] Flatten gal took : 6 ms
[2023-03-18 18:54:41] [INFO ] Input system was already deterministic with 80 transitions.
Starting structural reductions in LTL mode, iteration 0 : 120/120 places, 80/80 transitions.
Applied a total of 0 rules in 3 ms. Remains 120 /120 variables (removed 0) and now considering 80/80 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 3 ms. Remains : 120/120 places, 80/80 transitions.
[2023-03-18 18:54:41] [INFO ] Flatten gal took : 6 ms
[2023-03-18 18:54:41] [INFO ] Flatten gal took : 6 ms
[2023-03-18 18:54:41] [INFO ] Input system was already deterministic with 80 transitions.
Starting structural reductions in LTL mode, iteration 0 : 120/120 places, 80/80 transitions.
Applied a total of 0 rules in 3 ms. Remains 120 /120 variables (removed 0) and now considering 80/80 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 3 ms. Remains : 120/120 places, 80/80 transitions.
[2023-03-18 18:54:41] [INFO ] Flatten gal took : 6 ms
[2023-03-18 18:54:41] [INFO ] Flatten gal took : 6 ms
[2023-03-18 18:54:41] [INFO ] Input system was already deterministic with 80 transitions.
Starting structural reductions in LTL mode, iteration 0 : 120/120 places, 80/80 transitions.
Applied a total of 0 rules in 3 ms. Remains 120 /120 variables (removed 0) and now considering 80/80 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 3 ms. Remains : 120/120 places, 80/80 transitions.
[2023-03-18 18:54:41] [INFO ] Flatten gal took : 5 ms
[2023-03-18 18:54:41] [INFO ] Flatten gal took : 10 ms
[2023-03-18 18:54:41] [INFO ] Input system was already deterministic with 80 transitions.
Starting structural reductions in LTL mode, iteration 0 : 120/120 places, 80/80 transitions.
Applied a total of 0 rules in 2 ms. Remains 120 /120 variables (removed 0) and now considering 80/80 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 120/120 places, 80/80 transitions.
[2023-03-18 18:54:41] [INFO ] Flatten gal took : 5 ms
[2023-03-18 18:54:41] [INFO ] Flatten gal took : 6 ms
[2023-03-18 18:54:41] [INFO ] Input system was already deterministic with 80 transitions.
Starting structural reductions in LTL mode, iteration 0 : 120/120 places, 80/80 transitions.
Applied a total of 0 rules in 2 ms. Remains 120 /120 variables (removed 0) and now considering 80/80 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 120/120 places, 80/80 transitions.
[2023-03-18 18:54:41] [INFO ] Flatten gal took : 5 ms
[2023-03-18 18:54:41] [INFO ] Flatten gal took : 6 ms
[2023-03-18 18:54:41] [INFO ] Input system was already deterministic with 80 transitions.
Starting structural reductions in LTL mode, iteration 0 : 120/120 places, 80/80 transitions.
Applied a total of 0 rules in 2 ms. Remains 120 /120 variables (removed 0) and now considering 80/80 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 120/120 places, 80/80 transitions.
[2023-03-18 18:54:41] [INFO ] Flatten gal took : 5 ms
[2023-03-18 18:54:42] [INFO ] Flatten gal took : 6 ms
[2023-03-18 18:54:42] [INFO ] Input system was already deterministic with 80 transitions.
Starting structural reductions in LTL mode, iteration 0 : 120/120 places, 80/80 transitions.
Applied a total of 0 rules in 1 ms. Remains 120 /120 variables (removed 0) and now considering 80/80 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 120/120 places, 80/80 transitions.
[2023-03-18 18:54:42] [INFO ] Flatten gal took : 6 ms
[2023-03-18 18:54:42] [INFO ] Flatten gal took : 5 ms
[2023-03-18 18:54:42] [INFO ] Input system was already deterministic with 80 transitions.
Starting structural reductions in LTL mode, iteration 0 : 120/120 places, 80/80 transitions.
Applied a total of 0 rules in 1 ms. Remains 120 /120 variables (removed 0) and now considering 80/80 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 120/120 places, 80/80 transitions.
[2023-03-18 18:54:42] [INFO ] Flatten gal took : 5 ms
[2023-03-18 18:54:42] [INFO ] Flatten gal took : 6 ms
[2023-03-18 18:54:42] [INFO ] Input system was already deterministic with 80 transitions.
Starting structural reductions in LTL mode, iteration 0 : 120/120 places, 80/80 transitions.
Applied a total of 0 rules in 1 ms. Remains 120 /120 variables (removed 0) and now considering 80/80 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 120/120 places, 80/80 transitions.
[2023-03-18 18:54:42] [INFO ] Flatten gal took : 4 ms
[2023-03-18 18:54:42] [INFO ] Flatten gal took : 5 ms
[2023-03-18 18:54:42] [INFO ] Input system was already deterministic with 80 transitions.
Starting structural reductions in LTL mode, iteration 0 : 120/120 places, 80/80 transitions.
Applied a total of 0 rules in 2 ms. Remains 120 /120 variables (removed 0) and now considering 80/80 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 120/120 places, 80/80 transitions.
[2023-03-18 18:54:42] [INFO ] Flatten gal took : 5 ms
[2023-03-18 18:54:42] [INFO ] Flatten gal took : 5 ms
[2023-03-18 18:54:42] [INFO ] Input system was already deterministic with 80 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 120/120 places, 80/80 transitions.
Performed 19 Post agglomeration using F-continuation condition.Transition count delta: 19
Deduced a syphon composed of 19 places in 0 ms
Reduce places removed 20 places and 0 transitions.
Iterating global reduction 0 with 39 rules applied. Total rules applied 39 place count 100 transition count 61
Applied a total of 39 rules in 7 ms. Remains 100 /120 variables (removed 20) and now considering 61/80 (removed 19) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 7 ms. Remains : 100/120 places, 61/80 transitions.
[2023-03-18 18:54:42] [INFO ] Flatten gal took : 4 ms
[2023-03-18 18:54:42] [INFO ] Flatten gal took : 3 ms
[2023-03-18 18:54:42] [INFO ] Input system was already deterministic with 61 transitions.
Starting structural reductions in LTL mode, iteration 0 : 120/120 places, 80/80 transitions.
Applied a total of 0 rules in 1 ms. Remains 120 /120 variables (removed 0) and now considering 80/80 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 120/120 places, 80/80 transitions.
[2023-03-18 18:54:42] [INFO ] Flatten gal took : 4 ms
[2023-03-18 18:54:42] [INFO ] Flatten gal took : 5 ms
[2023-03-18 18:54:42] [INFO ] Input system was already deterministic with 80 transitions.
[2023-03-18 18:54:42] [INFO ] Flatten gal took : 5 ms
[2023-03-18 18:54:42] [INFO ] Flatten gal took : 5 ms
[2023-03-18 18:54:42] [INFO ] Export to MCC of 15 properties in file /home/mcc/execution/CTLFireability.sr.xml took 3 ms.
[2023-03-18 18:54:42] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 120 places, 80 transitions and 354 arcs took 0 ms.
Total runtime 2746 ms.
There are residual formulas that ITS could not solve within timeout
pnml2lts-sym model.pnml --lace-workers=4 --vset=lddmc --saturation=sat -rbs,w2W,ru,hf --sylvan-sizes=20,28,20,28 --ctl=/tmp/468/ctl_0_ --ctl=/tmp/468/ctl_1_ --ctl=/tmp/468/ctl_2_ --ctl=/tmp/468/ctl_3_ --ctl=/tmp/468/ctl_4_ --ctl=/tmp/468/ctl_5_ --ctl=/tmp/468/ctl_6_ --ctl=/tmp/468/ctl_7_ --ctl=/tmp/468/ctl_8_ --ctl=/tmp/468/ctl_9_ --ctl=/tmp/468/ctl_10_ --ctl=/tmp/468/ctl_11_ --ctl=/tmp/468/ctl_12_ --ctl=/tmp/468/ctl_13_ --ctl=/tmp/468/ctl_14_ --mu-par --mu-opt
FORMULA ResAllocation-PT-R003C020-CTLFireability-00 FALSE TECHNIQUES DECISION_DIAGRAMS PARALLEL_PROCESSING USE_NUPN
FORMULA ResAllocation-PT-R003C020-CTLFireability-01 TRUE TECHNIQUES DECISION_DIAGRAMS PARALLEL_PROCESSING USE_NUPN
FORMULA ResAllocation-PT-R003C020-CTLFireability-02 FALSE TECHNIQUES DECISION_DIAGRAMS PARALLEL_PROCESSING USE_NUPN
FORMULA ResAllocation-PT-R003C020-CTLFireability-04 FALSE TECHNIQUES DECISION_DIAGRAMS PARALLEL_PROCESSING USE_NUPN
FORMULA ResAllocation-PT-R003C020-CTLFireability-05 TRUE TECHNIQUES DECISION_DIAGRAMS PARALLEL_PROCESSING USE_NUPN
FORMULA ResAllocation-PT-R003C020-CTLFireability-06 FALSE TECHNIQUES DECISION_DIAGRAMS PARALLEL_PROCESSING USE_NUPN
FORMULA ResAllocation-PT-R003C020-CTLFireability-07 TRUE TECHNIQUES DECISION_DIAGRAMS PARALLEL_PROCESSING USE_NUPN
FORMULA ResAllocation-PT-R003C020-CTLFireability-08 TRUE TECHNIQUES DECISION_DIAGRAMS PARALLEL_PROCESSING USE_NUPN
FORMULA ResAllocation-PT-R003C020-CTLFireability-09 TRUE TECHNIQUES DECISION_DIAGRAMS PARALLEL_PROCESSING USE_NUPN
FORMULA ResAllocation-PT-R003C020-CTLFireability-10 FALSE TECHNIQUES DECISION_DIAGRAMS PARALLEL_PROCESSING USE_NUPN
FORMULA ResAllocation-PT-R003C020-CTLFireability-11 TRUE TECHNIQUES DECISION_DIAGRAMS PARALLEL_PROCESSING USE_NUPN
FORMULA ResAllocation-PT-R003C020-CTLFireability-12 FALSE TECHNIQUES DECISION_DIAGRAMS PARALLEL_PROCESSING USE_NUPN
FORMULA ResAllocation-PT-R003C020-CTLFireability-13 FALSE TECHNIQUES DECISION_DIAGRAMS PARALLEL_PROCESSING USE_NUPN
FORMULA ResAllocation-PT-R003C020-CTLFireability-14 FALSE TECHNIQUES DECISION_DIAGRAMS PARALLEL_PROCESSING USE_NUPN
FORMULA ResAllocation-PT-R003C020-CTLFireability-15 TRUE TECHNIQUES DECISION_DIAGRAMS PARALLEL_PROCESSING USE_NUPN

BK_STOP 1679165688033

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
++ perl -pe 's/.*\.//g'
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
mcc2023
ctl formula name ResAllocation-PT-R003C020-CTLFireability-00
ctl formula formula --ctl=/tmp/468/ctl_0_
ctl formula name ResAllocation-PT-R003C020-CTLFireability-01
ctl formula formula --ctl=/tmp/468/ctl_1_
ctl formula name ResAllocation-PT-R003C020-CTLFireability-02
ctl formula formula --ctl=/tmp/468/ctl_2_
ctl formula name ResAllocation-PT-R003C020-CTLFireability-04
ctl formula formula --ctl=/tmp/468/ctl_3_
ctl formula name ResAllocation-PT-R003C020-CTLFireability-05
ctl formula formula --ctl=/tmp/468/ctl_4_
ctl formula name ResAllocation-PT-R003C020-CTLFireability-06
ctl formula formula --ctl=/tmp/468/ctl_5_
ctl formula name ResAllocation-PT-R003C020-CTLFireability-07
ctl formula formula --ctl=/tmp/468/ctl_6_
ctl formula name ResAllocation-PT-R003C020-CTLFireability-08
ctl formula formula --ctl=/tmp/468/ctl_7_
ctl formula name ResAllocation-PT-R003C020-CTLFireability-09
ctl formula formula --ctl=/tmp/468/ctl_8_
ctl formula name ResAllocation-PT-R003C020-CTLFireability-10
ctl formula formula --ctl=/tmp/468/ctl_9_
ctl formula name ResAllocation-PT-R003C020-CTLFireability-11
ctl formula formula --ctl=/tmp/468/ctl_10_
ctl formula name ResAllocation-PT-R003C020-CTLFireability-12
ctl formula formula --ctl=/tmp/468/ctl_11_
ctl formula name ResAllocation-PT-R003C020-CTLFireability-13
ctl formula formula --ctl=/tmp/468/ctl_12_
ctl formula name ResAllocation-PT-R003C020-CTLFireability-14
ctl formula formula --ctl=/tmp/468/ctl_13_
ctl formula name ResAllocation-PT-R003C020-CTLFireability-15
ctl formula formula --ctl=/tmp/468/ctl_14_
pnml2lts-sym: Exploration order is bfs-prev
pnml2lts-sym: Saturation strategy is sat
pnml2lts-sym: Guided search strategy is unguided
pnml2lts-sym: Attractor strategy is default
pnml2lts-sym: opening model.pnml
pnml2lts-sym: Edge label is id
Warning: program compiled against libxml 210 using older 209
pnml2lts-sym: Petri net has 120 places, 80 transitions and 354 arcs
pnml2lts-sym: Petri net Petri analyzed
pnml2lts-sym: There are no safe places
pnml2lts-sym: Loading Petri net took 0.000 real 0.000 user 0.000 sys
pnml2lts-sym: Initializing regrouping layer
pnml2lts-sym: Regroup specification: bs,w2W,ru,hf
pnml2lts-sym: Regroup Boost's Sloan
pnml2lts-sym: Regroup over-approximate must-write to may-write
pnml2lts-sym: Regroup Row sUbsume
pnml2lts-sym: Reqroup Horizontal Flip
pnml2lts-sym: Regrouping: 80->40 groups
pnml2lts-sym: Regrouping took 0.010 real 0.010 user 0.000 sys
pnml2lts-sym: state vector length is 120; there are 40 groups
pnml2lts-sym: Creating a multi-core ListDD domain.
pnml2lts-sym: Sylvan allocates 15.000 GB virtual memory for nodes table and operation cache.
pnml2lts-sym: Initial nodes table and operation cache requires 60.00 MB.
pnml2lts-sym: Using GBgetTransitionsShortR2W as next-state function
pnml2lts-sym: got initial state
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: Exploration took 520 group checks and 0 next state calls
pnml2lts-sym: reachability took 0.040 real 0.130 user 0.030 sys
pnml2lts-sym: counting visited states...
pnml2lts-sym: counting took 0.000 real 0.000 user 0.000 sys
pnml2lts-sym: state space has 406454747136 states, 1030 nodes
pnml2lts-sym: Formula /tmp/468/ctl_2_ does not hold for the initial state
pnml2lts-sym: vset_sylvan: starting garbage collection
pnml2lts-sym: vset_sylvan: garbage collection done
pnml2lts-sym: Formula /tmp/468/ctl_14_ holds for the initial state
pnml2lts-sym: Formula /tmp/468/ctl_13_ does not hold for the initial state
pnml2lts-sym: Formula /tmp/468/ctl_0_ does not hold for the initial state
pnml2lts-sym: vset_sylvan: starting garbage collection
pnml2lts-sym: vset_sylvan: garbage collection done
pnml2lts-sym: Formula /tmp/468/ctl_12_ does not hold for the initial state
pnml2lts-sym: vset_sylvan: starting garbage collection
pnml2lts-sym: vset_sylvan: garbage collection done
pnml2lts-sym: Formula /tmp/468/ctl_11_ does not hold for the initial state
pnml2lts-sym: Formula /tmp/468/ctl_4_ holds for the initial state
pnml2lts-sym: vset_sylvan: starting garbage collection
pnml2lts-sym: vset_sylvan: garbage collection done
pnml2lts-sym: Formula /tmp/468/ctl_5_ does not hold for the initial state
pnml2lts-sym: Formula /tmp/468/ctl_6_ holds for the initial state
pnml2lts-sym: Formula /tmp/468/ctl_3_ does not hold for the initial state
pnml2lts-sym: Formula /tmp/468/ctl_7_ holds for the initial state
pnml2lts-sym: Formula /tmp/468/ctl_1_ holds for the initial state
pnml2lts-sym: Formula /tmp/468/ctl_9_ does not hold for the initial state
pnml2lts-sym: Formula /tmp/468/ctl_10_ holds for the initial state
pnml2lts-sym: Formula /tmp/468/ctl_8_ holds for the initial state
pnml2lts-sym: group_next: 1392 nodes total
pnml2lts-sym: group_explored: 908 nodes, 824 short vectors total
pnml2lts-sym: max token count: 1

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="ResAllocation-PT-R003C020"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="ltsminxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool ltsminxred"
echo " Input is ResAllocation-PT-R003C020, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r329-tall-167889202400706"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/ResAllocation-PT-R003C020.tgz
mv ResAllocation-PT-R003C020 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;