Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r327-tall-167889199800554.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is RefineWMG-PT-005006, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r327-tall-167889199800554
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 420K
-rw-r--r-- 1 mcc users 6.2K Feb 26 16:00 CTLCardinality.txt
-rw-r--r-- 1 mcc users 67K Feb 26 16:00 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.2K Feb 26 15:58 CTLFireability.txt
-rw-r--r-- 1 mcc users 47K Feb 26 15:58 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:41 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 5.9K Jan 29 11:41 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.5K Feb 25 16:43 LTLCardinality.txt
-rw-r--r-- 1 mcc users 24K Feb 25 16:43 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.2K Feb 25 16:43 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K Feb 25 16:43 LTLFireability.xml
-rw-r--r-- 1 mcc users 7.9K Feb 26 16:01 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 82K Feb 26 16:01 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 8.7K Feb 26 16:01 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 79K Feb 26 16:01 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Feb 25 16:43 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Feb 25 16:43 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 equiv_col
-rw-r--r-- 1 mcc users 7 Mar 5 18:23 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 iscolored
-rw-r--r-- 1 mcc users 14K Mar 5 18:23 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME RefineWMG-PT-005006-CTLFireability-00
FORMULA_NAME RefineWMG-PT-005006-CTLFireability-01
FORMULA_NAME RefineWMG-PT-005006-CTLFireability-02
FORMULA_NAME RefineWMG-PT-005006-CTLFireability-03
FORMULA_NAME RefineWMG-PT-005006-CTLFireability-04
FORMULA_NAME RefineWMG-PT-005006-CTLFireability-05
FORMULA_NAME RefineWMG-PT-005006-CTLFireability-06
FORMULA_NAME RefineWMG-PT-005006-CTLFireability-07
FORMULA_NAME RefineWMG-PT-005006-CTLFireability-08
FORMULA_NAME RefineWMG-PT-005006-CTLFireability-09
FORMULA_NAME RefineWMG-PT-005006-CTLFireability-10
FORMULA_NAME RefineWMG-PT-005006-CTLFireability-11
FORMULA_NAME RefineWMG-PT-005006-CTLFireability-12
FORMULA_NAME RefineWMG-PT-005006-CTLFireability-13
FORMULA_NAME RefineWMG-PT-005006-CTLFireability-14
FORMULA_NAME RefineWMG-PT-005006-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1679052371627

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=RefineWMG-PT-005006
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-17 11:26:13] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-17 11:26:13] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-17 11:26:13] [INFO ] Load time of PNML (sax parser for PT used): 23 ms
[2023-03-17 11:26:13] [INFO ] Transformed 29 places.
[2023-03-17 11:26:13] [INFO ] Transformed 23 transitions.
[2023-03-17 11:26:13] [INFO ] Parsed PT model containing 29 places and 23 transitions and 68 arcs in 78 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 10 ms.
Initial state reduction rules removed 2 formulas.
FORMULA RefineWMG-PT-005006-CTLFireability-06 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA RefineWMG-PT-005006-CTLFireability-12 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA RefineWMG-PT-005006-CTLFireability-14 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
Support contains 29 out of 29 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 29/29 places, 23/23 transitions.
Applied a total of 0 rules in 8 ms. Remains 29 /29 variables (removed 0) and now considering 23/23 (removed 0) transitions.
// Phase 1: matrix 23 rows 29 cols
[2023-03-17 11:26:13] [INFO ] Computed 12 place invariants in 6 ms
[2023-03-17 11:26:13] [INFO ] Dead Transitions using invariants and state equation in 158 ms found 0 transitions.
[2023-03-17 11:26:13] [INFO ] Invariant cache hit.
[2023-03-17 11:26:13] [INFO ] Implicit Places using invariants in 24 ms returned []
[2023-03-17 11:26:13] [INFO ] Invariant cache hit.
[2023-03-17 11:26:13] [INFO ] Implicit Places using invariants and state equation in 33 ms returned []
Implicit Place search using SMT with State Equation took 58 ms to find 0 implicit places.
[2023-03-17 11:26:13] [INFO ] Invariant cache hit.
[2023-03-17 11:26:13] [INFO ] Dead Transitions using invariants and state equation in 34 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 283 ms. Remains : 29/29 places, 23/23 transitions.
Support contains 29 out of 29 places after structural reductions.
[2023-03-17 11:26:13] [INFO ] Flatten gal took : 16 ms
[2023-03-17 11:26:13] [INFO ] Flatten gal took : 5 ms
[2023-03-17 11:26:13] [INFO ] Input system was already deterministic with 23 transitions.
Finished random walk after 648 steps, including 0 resets, run visited all 33 properties in 29 ms. (steps per millisecond=22 )
[2023-03-17 11:26:13] [INFO ] Flatten gal took : 3 ms
[2023-03-17 11:26:13] [INFO ] Flatten gal took : 3 ms
[2023-03-17 11:26:13] [INFO ] Input system was already deterministic with 23 transitions.
Computed a total of 0 stabilizing places and 0 stable transitions
Starting structural reductions in LTL mode, iteration 0 : 29/29 places, 23/23 transitions.
Applied a total of 0 rules in 1 ms. Remains 29 /29 variables (removed 0) and now considering 23/23 (removed 0) transitions.
[2023-03-17 11:26:13] [INFO ] Invariant cache hit.
[2023-03-17 11:26:13] [INFO ] Dead Transitions using invariants and state equation in 48 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 49 ms. Remains : 29/29 places, 23/23 transitions.
[2023-03-17 11:26:13] [INFO ] Flatten gal took : 2 ms
[2023-03-17 11:26:13] [INFO ] Flatten gal took : 2 ms
[2023-03-17 11:26:13] [INFO ] Input system was already deterministic with 23 transitions.
Starting structural reductions in LTL mode, iteration 0 : 29/29 places, 23/23 transitions.
Applied a total of 0 rules in 1 ms. Remains 29 /29 variables (removed 0) and now considering 23/23 (removed 0) transitions.
[2023-03-17 11:26:13] [INFO ] Invariant cache hit.
[2023-03-17 11:26:13] [INFO ] Dead Transitions using invariants and state equation in 33 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 35 ms. Remains : 29/29 places, 23/23 transitions.
[2023-03-17 11:26:13] [INFO ] Flatten gal took : 2 ms
[2023-03-17 11:26:13] [INFO ] Flatten gal took : 2 ms
[2023-03-17 11:26:13] [INFO ] Input system was already deterministic with 23 transitions.
Starting structural reductions in LTL mode, iteration 0 : 29/29 places, 23/23 transitions.
Applied a total of 0 rules in 1 ms. Remains 29 /29 variables (removed 0) and now considering 23/23 (removed 0) transitions.
[2023-03-17 11:26:13] [INFO ] Invariant cache hit.
[2023-03-17 11:26:14] [INFO ] Dead Transitions using invariants and state equation in 41 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 44 ms. Remains : 29/29 places, 23/23 transitions.
[2023-03-17 11:26:14] [INFO ] Flatten gal took : 3 ms
[2023-03-17 11:26:14] [INFO ] Flatten gal took : 2 ms
[2023-03-17 11:26:14] [INFO ] Input system was already deterministic with 23 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 29/29 places, 23/23 transitions.
Graph (trivial) has 9 edges and 29 vertex of which 6 / 29 are part of one of the 3 SCC in 2 ms
Free SCC test removed 3 places
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Reduce places removed 3 places and 0 transitions.
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 0 with 2 rules applied. Total rules applied 3 place count 23 transition count 18
Performed 3 Post agglomeration using F-continuation condition.Transition count delta: 3
Deduced a syphon composed of 3 places in 0 ms
Reduce places removed 6 places and 0 transitions.
Iterating global reduction 1 with 9 rules applied. Total rules applied 12 place count 17 transition count 15
Drop transitions removed 2 transitions
Trivial Post-agglo rules discarded 2 transitions
Performed 2 trivial Post agglomeration. Transition count delta: 2
Iterating post reduction 1 with 2 rules applied. Total rules applied 14 place count 17 transition count 13
Reduce places removed 2 places and 0 transitions.
Iterating post reduction 2 with 2 rules applied. Total rules applied 16 place count 15 transition count 13
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 1 Pre rules applied. Total rules applied 16 place count 15 transition count 12
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 3 with 2 rules applied. Total rules applied 18 place count 14 transition count 12
Applied a total of 18 rules in 8 ms. Remains 14 /29 variables (removed 15) and now considering 12/23 (removed 11) transitions.
// Phase 1: matrix 12 rows 14 cols
[2023-03-17 11:26:14] [INFO ] Computed 6 place invariants in 1 ms
[2023-03-17 11:26:14] [INFO ] Dead Transitions using invariants and state equation in 20 ms found 0 transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 30 ms. Remains : 14/29 places, 12/23 transitions.
[2023-03-17 11:26:14] [INFO ] Flatten gal took : 1 ms
[2023-03-17 11:26:14] [INFO ] Flatten gal took : 0 ms
[2023-03-17 11:26:14] [INFO ] Input system was already deterministic with 12 transitions.
Starting structural reductions in LTL mode, iteration 0 : 29/29 places, 23/23 transitions.
Applied a total of 0 rules in 0 ms. Remains 29 /29 variables (removed 0) and now considering 23/23 (removed 0) transitions.
// Phase 1: matrix 23 rows 29 cols
[2023-03-17 11:26:14] [INFO ] Computed 12 place invariants in 0 ms
[2023-03-17 11:26:14] [INFO ] Dead Transitions using invariants and state equation in 34 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 36 ms. Remains : 29/29 places, 23/23 transitions.
[2023-03-17 11:26:14] [INFO ] Flatten gal took : 2 ms
[2023-03-17 11:26:14] [INFO ] Flatten gal took : 2 ms
[2023-03-17 11:26:14] [INFO ] Input system was already deterministic with 23 transitions.
Starting structural reductions in LTL mode, iteration 0 : 29/29 places, 23/23 transitions.
Applied a total of 0 rules in 0 ms. Remains 29 /29 variables (removed 0) and now considering 23/23 (removed 0) transitions.
[2023-03-17 11:26:14] [INFO ] Invariant cache hit.
[2023-03-17 11:26:14] [INFO ] Dead Transitions using invariants and state equation in 32 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 32 ms. Remains : 29/29 places, 23/23 transitions.
[2023-03-17 11:26:14] [INFO ] Flatten gal took : 2 ms
[2023-03-17 11:26:14] [INFO ] Flatten gal took : 1 ms
[2023-03-17 11:26:14] [INFO ] Input system was already deterministic with 23 transitions.
Starting structural reductions in LTL mode, iteration 0 : 29/29 places, 23/23 transitions.
Applied a total of 0 rules in 1 ms. Remains 29 /29 variables (removed 0) and now considering 23/23 (removed 0) transitions.
[2023-03-17 11:26:14] [INFO ] Invariant cache hit.
[2023-03-17 11:26:14] [INFO ] Dead Transitions using invariants and state equation in 30 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 31 ms. Remains : 29/29 places, 23/23 transitions.
[2023-03-17 11:26:14] [INFO ] Flatten gal took : 2 ms
[2023-03-17 11:26:14] [INFO ] Flatten gal took : 1 ms
[2023-03-17 11:26:14] [INFO ] Input system was already deterministic with 23 transitions.
Starting structural reductions in LTL mode, iteration 0 : 29/29 places, 23/23 transitions.
Applied a total of 0 rules in 0 ms. Remains 29 /29 variables (removed 0) and now considering 23/23 (removed 0) transitions.
[2023-03-17 11:26:14] [INFO ] Invariant cache hit.
[2023-03-17 11:26:14] [INFO ] Dead Transitions using invariants and state equation in 29 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 30 ms. Remains : 29/29 places, 23/23 transitions.
[2023-03-17 11:26:14] [INFO ] Flatten gal took : 1 ms
[2023-03-17 11:26:14] [INFO ] Flatten gal took : 1 ms
[2023-03-17 11:26:14] [INFO ] Input system was already deterministic with 23 transitions.
Starting structural reductions in LTL mode, iteration 0 : 29/29 places, 23/23 transitions.
Applied a total of 0 rules in 0 ms. Remains 29 /29 variables (removed 0) and now considering 23/23 (removed 0) transitions.
[2023-03-17 11:26:14] [INFO ] Invariant cache hit.
[2023-03-17 11:26:14] [INFO ] Dead Transitions using invariants and state equation in 41 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 42 ms. Remains : 29/29 places, 23/23 transitions.
[2023-03-17 11:26:14] [INFO ] Flatten gal took : 2 ms
[2023-03-17 11:26:14] [INFO ] Flatten gal took : 1 ms
[2023-03-17 11:26:14] [INFO ] Input system was already deterministic with 23 transitions.
Starting structural reductions in LTL mode, iteration 0 : 29/29 places, 23/23 transitions.
Applied a total of 0 rules in 1 ms. Remains 29 /29 variables (removed 0) and now considering 23/23 (removed 0) transitions.
[2023-03-17 11:26:14] [INFO ] Invariant cache hit.
[2023-03-17 11:26:14] [INFO ] Dead Transitions using invariants and state equation in 28 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 30 ms. Remains : 29/29 places, 23/23 transitions.
[2023-03-17 11:26:14] [INFO ] Flatten gal took : 1 ms
[2023-03-17 11:26:14] [INFO ] Flatten gal took : 2 ms
[2023-03-17 11:26:14] [INFO ] Input system was already deterministic with 23 transitions.
Starting structural reductions in LTL mode, iteration 0 : 29/29 places, 23/23 transitions.
Applied a total of 0 rules in 0 ms. Remains 29 /29 variables (removed 0) and now considering 23/23 (removed 0) transitions.
[2023-03-17 11:26:14] [INFO ] Invariant cache hit.
[2023-03-17 11:26:14] [INFO ] Dead Transitions using invariants and state equation in 25 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 26 ms. Remains : 29/29 places, 23/23 transitions.
[2023-03-17 11:26:14] [INFO ] Flatten gal took : 2 ms
[2023-03-17 11:26:14] [INFO ] Flatten gal took : 1 ms
[2023-03-17 11:26:14] [INFO ] Input system was already deterministic with 23 transitions.
Starting structural reductions in LTL mode, iteration 0 : 29/29 places, 23/23 transitions.
Applied a total of 0 rules in 0 ms. Remains 29 /29 variables (removed 0) and now considering 23/23 (removed 0) transitions.
[2023-03-17 11:26:14] [INFO ] Invariant cache hit.
[2023-03-17 11:26:14] [INFO ] Dead Transitions using invariants and state equation in 27 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 27 ms. Remains : 29/29 places, 23/23 transitions.
[2023-03-17 11:26:14] [INFO ] Flatten gal took : 1 ms
[2023-03-17 11:26:14] [INFO ] Flatten gal took : 2 ms
[2023-03-17 11:26:14] [INFO ] Input system was already deterministic with 23 transitions.
Starting structural reductions in LTL mode, iteration 0 : 29/29 places, 23/23 transitions.
Applied a total of 0 rules in 1 ms. Remains 29 /29 variables (removed 0) and now considering 23/23 (removed 0) transitions.
[2023-03-17 11:26:14] [INFO ] Invariant cache hit.
[2023-03-17 11:26:14] [INFO ] Dead Transitions using invariants and state equation in 23 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 24 ms. Remains : 29/29 places, 23/23 transitions.
[2023-03-17 11:26:14] [INFO ] Flatten gal took : 1 ms
[2023-03-17 11:26:14] [INFO ] Flatten gal took : 1 ms
[2023-03-17 11:26:14] [INFO ] Input system was already deterministic with 23 transitions.
[2023-03-17 11:26:14] [INFO ] Flatten gal took : 2 ms
[2023-03-17 11:26:14] [INFO ] Flatten gal took : 1 ms
[2023-03-17 11:26:14] [INFO ] Export to MCC of 13 properties in file /home/mcc/execution/CTLFireability.sr.xml took 2 ms.
[2023-03-17 11:26:14] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 29 places, 23 transitions and 68 arcs took 0 ms.
Total runtime 1257 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT RefineWMG-PT-005006
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/374
CTLFireability

FORMULA RefineWMG-PT-005006-CTLFireability-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA RefineWMG-PT-005006-CTLFireability-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA RefineWMG-PT-005006-CTLFireability-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA RefineWMG-PT-005006-CTLFireability-10 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA RefineWMG-PT-005006-CTLFireability-09 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA RefineWMG-PT-005006-CTLFireability-07 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA RefineWMG-PT-005006-CTLFireability-02 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA RefineWMG-PT-005006-CTLFireability-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1679052478618

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/374/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/374/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/374/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:454
lola: rewrite Frontend/Parser/formula_rewrite.k:454
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:454
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:472
lola: rewrite Frontend/Parser/formula_rewrite.k:415
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: LAUNCH task # 5 (type EXCL) for 0 RefineWMG-PT-005006-CTLFireability-00
lola: time limit : 225 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:730
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RefineWMG-PT-005006-CTLFireability-00: DISJ 0 1 1 0 2 0 0 0
RefineWMG-PT-005006-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-005006-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-005006-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-005006-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-005006-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-005006-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-005006-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-005006-CTLFireability-09: DISJ 0 3 0 0 3 0 0 0
RefineWMG-PT-005006-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-005006-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-005006-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-005006-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
5 CTL EXCL 5/225 12/32 RefineWMG-PT-005006-CTLFireability-00 2846036 m, 569207 m/sec, 8556568 t fired, .

Time elapsed: 5 secs. Pages in use: 12
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RefineWMG-PT-005006-CTLFireability-00: DISJ 0 1 1 0 2 0 0 0
RefineWMG-PT-005006-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-005006-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-005006-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-005006-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-005006-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-005006-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-005006-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-005006-CTLFireability-09: DISJ 0 3 0 0 3 0 0 0
RefineWMG-PT-005006-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-005006-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-005006-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-005006-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
5 CTL EXCL 10/225 23/32 RefineWMG-PT-005006-CTLFireability-00 5582603 m, 547313 m/sec, 16784369 t fired, .

Time elapsed: 10 secs. Pages in use: 23
# running tasks: 1 of 4 Visible: 13
lola: CANCELED task # 5 (type EXCL) for RefineWMG-PT-005006-CTLFireability-00 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RefineWMG-PT-005006-CTLFireability-00: DISJ 0 1 0 0 2 0 1 0
RefineWMG-PT-005006-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-005006-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-005006-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-005006-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-005006-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-005006-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-005006-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-005006-CTLFireability-09: DISJ 0 3 0 0 3 0 0 0
RefineWMG-PT-005006-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-005006-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-005006-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-005006-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 15 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: LAUNCH task # 49 (type EXCL) for 48 RefineWMG-PT-005006-CTLFireability-15
lola: time limit : 239 sec
lola: memory limit: 32 pages
lola: FINISHED task # 49 (type EXCL) for RefineWMG-PT-005006-CTLFireability-15
lola: result : false
lola: markings : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 46 (type EXCL) for 45 RefineWMG-PT-005006-CTLFireability-13
lola: time limit : 256 sec
lola: memory limit: 32 pages
lola: FINISHED task # 46 (type EXCL) for RefineWMG-PT-005006-CTLFireability-13
lola: result : false
lola: markings : 11
lola: fired transitions : 18
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 43 (type EXCL) for 42 RefineWMG-PT-005006-CTLFireability-11
lola: time limit : 275 sec
lola: memory limit: 32 pages
lola: FINISHED task # 43 (type EXCL) for RefineWMG-PT-005006-CTLFireability-11
lola: result : false
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 40 (type EXCL) for 39 RefineWMG-PT-005006-CTLFireability-10
lola: time limit : 298 sec
lola: memory limit: 32 pages
lola: FINISHED task # 40 (type EXCL) for RefineWMG-PT-005006-CTLFireability-10
lola: result : true
lola: markings : 7
lola: fired transitions : 14
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 37 (type EXCL) for 28 RefineWMG-PT-005006-CTLFireability-09
lola: time limit : 325 sec
lola: memory limit: 32 pages
lola: FINISHED task # 37 (type EXCL) for RefineWMG-PT-005006-CTLFireability-09
lola: result : true
lola: markings : 764892
lola: fired transitions : 1483319
lola: time used : 1.000000
lola: memory pages used : 4
lola: LAUNCH task # 26 (type EXCL) for 25 RefineWMG-PT-005006-CTLFireability-08
lola: time limit : 448 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RefineWMG-PT-005006-CTLFireability-09: DISJ true CTL model checker
RefineWMG-PT-005006-CTLFireability-10: CTL true CTL model checker
RefineWMG-PT-005006-CTLFireability-11: CTL false CTL model checker
RefineWMG-PT-005006-CTLFireability-13: CTL false CTL model checker
RefineWMG-PT-005006-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RefineWMG-PT-005006-CTLFireability-00: DISJ 0 1 0 0 2 0 1 0
RefineWMG-PT-005006-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-005006-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-005006-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-005006-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-005006-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-005006-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-005006-CTLFireability-08: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 4/448 6/32 RefineWMG-PT-005006-CTLFireability-08 1388854 m, 277770 m/sec, 6383436 t fired, .

Time elapsed: 20 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RefineWMG-PT-005006-CTLFireability-09: DISJ true CTL model checker
RefineWMG-PT-005006-CTLFireability-10: CTL true CTL model checker
RefineWMG-PT-005006-CTLFireability-11: CTL false CTL model checker
RefineWMG-PT-005006-CTLFireability-13: CTL false CTL model checker
RefineWMG-PT-005006-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RefineWMG-PT-005006-CTLFireability-00: DISJ 0 1 0 0 2 0 1 0
RefineWMG-PT-005006-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-005006-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-005006-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-005006-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-005006-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-005006-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-005006-CTLFireability-08: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 9/448 13/32 RefineWMG-PT-005006-CTLFireability-08 3058213 m, 333871 m/sec, 14021819 t fired, .

Time elapsed: 25 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RefineWMG-PT-005006-CTLFireability-09: DISJ true CTL model checker
RefineWMG-PT-005006-CTLFireability-10: CTL true CTL model checker
RefineWMG-PT-005006-CTLFireability-11: CTL false CTL model checker
RefineWMG-PT-005006-CTLFireability-13: CTL false CTL model checker
RefineWMG-PT-005006-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RefineWMG-PT-005006-CTLFireability-00: DISJ 0 1 0 0 2 0 1 0
RefineWMG-PT-005006-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-005006-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-005006-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-005006-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-005006-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-005006-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-005006-CTLFireability-08: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 14/448 19/32 RefineWMG-PT-005006-CTLFireability-08 4689488 m, 326255 m/sec, 21521274 t fired, .

Time elapsed: 30 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RefineWMG-PT-005006-CTLFireability-09: DISJ true CTL model checker
RefineWMG-PT-005006-CTLFireability-10: CTL true CTL model checker
RefineWMG-PT-005006-CTLFireability-11: CTL false CTL model checker
RefineWMG-PT-005006-CTLFireability-13: CTL false CTL model checker
RefineWMG-PT-005006-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RefineWMG-PT-005006-CTLFireability-00: DISJ 0 1 0 0 2 0 1 0
RefineWMG-PT-005006-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-005006-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-005006-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-005006-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-005006-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-005006-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-005006-CTLFireability-08: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 19/448 26/32 RefineWMG-PT-005006-CTLFireability-08 6273252 m, 316752 m/sec, 28987137 t fired, .

Time elapsed: 35 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RefineWMG-PT-005006-CTLFireability-09: DISJ true CTL model checker
RefineWMG-PT-005006-CTLFireability-10: CTL true CTL model checker
RefineWMG-PT-005006-CTLFireability-11: CTL false CTL model checker
RefineWMG-PT-005006-CTLFireability-13: CTL false CTL model checker
RefineWMG-PT-005006-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RefineWMG-PT-005006-CTLFireability-00: DISJ 0 1 0 0 2 0 1 0
RefineWMG-PT-005006-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-005006-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-005006-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-005006-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-005006-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-005006-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-005006-CTLFireability-08: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 24/448 32/32 RefineWMG-PT-005006-CTLFireability-08 7805822 m, 306514 m/sec, 36365163 t fired, .

Time elapsed: 40 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: CANCELED task # 26 (type EXCL) for RefineWMG-PT-005006-CTLFireability-08 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RefineWMG-PT-005006-CTLFireability-09: DISJ true CTL model checker
RefineWMG-PT-005006-CTLFireability-10: CTL true CTL model checker
RefineWMG-PT-005006-CTLFireability-11: CTL false CTL model checker
RefineWMG-PT-005006-CTLFireability-13: CTL false CTL model checker
RefineWMG-PT-005006-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RefineWMG-PT-005006-CTLFireability-00: DISJ 0 1 0 0 2 0 1 0
RefineWMG-PT-005006-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-005006-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-005006-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-005006-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-005006-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-005006-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-005006-CTLFireability-08: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 45 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: LAUNCH task # 23 (type EXCL) for 22 RefineWMG-PT-005006-CTLFireability-07
lola: time limit : 507 sec
lola: memory limit: 32 pages
lola: FINISHED task # 23 (type EXCL) for RefineWMG-PT-005006-CTLFireability-07
lola: result : true
lola: markings : 88302
lola: fired transitions : 432777
lola: time used : 1.000000
lola: memory pages used : 1
lola: LAUNCH task # 20 (type EXCL) for 19 RefineWMG-PT-005006-CTLFireability-05
lola: time limit : 592 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RefineWMG-PT-005006-CTLFireability-07: CTL true CTL model checker
RefineWMG-PT-005006-CTLFireability-09: DISJ true CTL model checker
RefineWMG-PT-005006-CTLFireability-10: CTL true CTL model checker
RefineWMG-PT-005006-CTLFireability-11: CTL false CTL model checker
RefineWMG-PT-005006-CTLFireability-13: CTL false CTL model checker
RefineWMG-PT-005006-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RefineWMG-PT-005006-CTLFireability-00: DISJ 0 1 0 0 2 0 1 0
RefineWMG-PT-005006-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-005006-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-005006-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-005006-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-005006-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
RefineWMG-PT-005006-CTLFireability-08: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 4/592 16/32 RefineWMG-PT-005006-CTLFireability-05 3902012 m, 780402 m/sec, 7437322 t fired, .

Time elapsed: 50 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RefineWMG-PT-005006-CTLFireability-07: CTL true CTL model checker
RefineWMG-PT-005006-CTLFireability-09: DISJ true CTL model checker
RefineWMG-PT-005006-CTLFireability-10: CTL true CTL model checker
RefineWMG-PT-005006-CTLFireability-11: CTL false CTL model checker
RefineWMG-PT-005006-CTLFireability-13: CTL false CTL model checker
RefineWMG-PT-005006-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RefineWMG-PT-005006-CTLFireability-00: DISJ 0 1 0 0 2 0 1 0
RefineWMG-PT-005006-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-005006-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-005006-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-005006-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-005006-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
RefineWMG-PT-005006-CTLFireability-08: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 9/592 31/32 RefineWMG-PT-005006-CTLFireability-05 7537726 m, 727142 m/sec, 14641851 t fired, .

Time elapsed: 55 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: CANCELED task # 20 (type EXCL) for RefineWMG-PT-005006-CTLFireability-05 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RefineWMG-PT-005006-CTLFireability-07: CTL true CTL model checker
RefineWMG-PT-005006-CTLFireability-09: DISJ true CTL model checker
RefineWMG-PT-005006-CTLFireability-10: CTL true CTL model checker
RefineWMG-PT-005006-CTLFireability-11: CTL false CTL model checker
RefineWMG-PT-005006-CTLFireability-13: CTL false CTL model checker
RefineWMG-PT-005006-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RefineWMG-PT-005006-CTLFireability-00: DISJ 0 1 0 0 2 0 1 0
RefineWMG-PT-005006-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-005006-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-005006-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-005006-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-005006-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-005006-CTLFireability-08: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 60 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: LAUNCH task # 17 (type EXCL) for 16 RefineWMG-PT-005006-CTLFireability-04
lola: time limit : 708 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RefineWMG-PT-005006-CTLFireability-07: CTL true CTL model checker
RefineWMG-PT-005006-CTLFireability-09: DISJ true CTL model checker
RefineWMG-PT-005006-CTLFireability-10: CTL true CTL model checker
RefineWMG-PT-005006-CTLFireability-11: CTL false CTL model checker
RefineWMG-PT-005006-CTLFireability-13: CTL false CTL model checker
RefineWMG-PT-005006-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RefineWMG-PT-005006-CTLFireability-00: DISJ 0 1 0 0 2 0 1 0
RefineWMG-PT-005006-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-005006-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-005006-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-005006-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
RefineWMG-PT-005006-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-005006-CTLFireability-08: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 5/708 17/32 RefineWMG-PT-005006-CTLFireability-04 4197487 m, 839497 m/sec, 8019673 t fired, .

Time elapsed: 65 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RefineWMG-PT-005006-CTLFireability-07: CTL true CTL model checker
RefineWMG-PT-005006-CTLFireability-09: DISJ true CTL model checker
RefineWMG-PT-005006-CTLFireability-10: CTL true CTL model checker
RefineWMG-PT-005006-CTLFireability-11: CTL false CTL model checker
RefineWMG-PT-005006-CTLFireability-13: CTL false CTL model checker
RefineWMG-PT-005006-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RefineWMG-PT-005006-CTLFireability-00: DISJ 0 1 0 0 2 0 1 0
RefineWMG-PT-005006-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-005006-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-005006-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-005006-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
RefineWMG-PT-005006-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-005006-CTLFireability-08: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 10/708 32/32 RefineWMG-PT-005006-CTLFireability-04 7861114 m, 732725 m/sec, 15268817 t fired, .

Time elapsed: 70 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: CANCELED task # 17 (type EXCL) for RefineWMG-PT-005006-CTLFireability-04 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RefineWMG-PT-005006-CTLFireability-07: CTL true CTL model checker
RefineWMG-PT-005006-CTLFireability-09: DISJ true CTL model checker
RefineWMG-PT-005006-CTLFireability-10: CTL true CTL model checker
RefineWMG-PT-005006-CTLFireability-11: CTL false CTL model checker
RefineWMG-PT-005006-CTLFireability-13: CTL false CTL model checker
RefineWMG-PT-005006-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RefineWMG-PT-005006-CTLFireability-00: DISJ 0 1 0 0 2 0 1 0
RefineWMG-PT-005006-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-005006-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-005006-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-005006-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-005006-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-005006-CTLFireability-08: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 75 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: LAUNCH task # 11 (type EXCL) for 10 RefineWMG-PT-005006-CTLFireability-02
lola: time limit : 881 sec
lola: memory limit: 32 pages
lola: FINISHED task # 11 (type EXCL) for RefineWMG-PT-005006-CTLFireability-02
lola: result : true
lola: markings : 1009037
lola: fired transitions : 1898526
lola: time used : 1.000000
lola: memory pages used : 5
lola: LAUNCH task # 8 (type EXCL) for 7 RefineWMG-PT-005006-CTLFireability-01
lola: time limit : 1174 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RefineWMG-PT-005006-CTLFireability-02: CTL true CTL model checker
RefineWMG-PT-005006-CTLFireability-07: CTL true CTL model checker
RefineWMG-PT-005006-CTLFireability-09: DISJ true CTL model checker
RefineWMG-PT-005006-CTLFireability-10: CTL true CTL model checker
RefineWMG-PT-005006-CTLFireability-11: CTL false CTL model checker
RefineWMG-PT-005006-CTLFireability-13: CTL false CTL model checker
RefineWMG-PT-005006-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RefineWMG-PT-005006-CTLFireability-00: DISJ 0 1 0 0 2 0 1 0
RefineWMG-PT-005006-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
RefineWMG-PT-005006-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-005006-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-005006-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-005006-CTLFireability-08: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
8 CTL EXCL 4/1174 9/32 RefineWMG-PT-005006-CTLFireability-01 2188228 m, 437645 m/sec, 7304024 t fired, .

Time elapsed: 80 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RefineWMG-PT-005006-CTLFireability-02: CTL true CTL model checker
RefineWMG-PT-005006-CTLFireability-07: CTL true CTL model checker
RefineWMG-PT-005006-CTLFireability-09: DISJ true CTL model checker
RefineWMG-PT-005006-CTLFireability-10: CTL true CTL model checker
RefineWMG-PT-005006-CTLFireability-11: CTL false CTL model checker
RefineWMG-PT-005006-CTLFireability-13: CTL false CTL model checker
RefineWMG-PT-005006-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RefineWMG-PT-005006-CTLFireability-00: DISJ 0 1 0 0 2 0 1 0
RefineWMG-PT-005006-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
RefineWMG-PT-005006-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-005006-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-005006-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-005006-CTLFireability-08: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
8 CTL EXCL 9/1174 20/32 RefineWMG-PT-005006-CTLFireability-01 4828992 m, 528152 m/sec, 16735883 t fired, .

Time elapsed: 85 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RefineWMG-PT-005006-CTLFireability-02: CTL true CTL model checker
RefineWMG-PT-005006-CTLFireability-07: CTL true CTL model checker
RefineWMG-PT-005006-CTLFireability-09: DISJ true CTL model checker
RefineWMG-PT-005006-CTLFireability-10: CTL true CTL model checker
RefineWMG-PT-005006-CTLFireability-11: CTL false CTL model checker
RefineWMG-PT-005006-CTLFireability-13: CTL false CTL model checker
RefineWMG-PT-005006-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RefineWMG-PT-005006-CTLFireability-00: DISJ 0 1 0 0 2 0 1 0
RefineWMG-PT-005006-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
RefineWMG-PT-005006-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-005006-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-005006-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-005006-CTLFireability-08: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
8 CTL EXCL 14/1174 30/32 RefineWMG-PT-005006-CTLFireability-01 7283487 m, 490899 m/sec, 25927229 t fired, .

Time elapsed: 90 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: CANCELED task # 8 (type EXCL) for RefineWMG-PT-005006-CTLFireability-01 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RefineWMG-PT-005006-CTLFireability-02: CTL true CTL model checker
RefineWMG-PT-005006-CTLFireability-07: CTL true CTL model checker
RefineWMG-PT-005006-CTLFireability-09: DISJ true CTL model checker
RefineWMG-PT-005006-CTLFireability-10: CTL true CTL model checker
RefineWMG-PT-005006-CTLFireability-11: CTL false CTL model checker
RefineWMG-PT-005006-CTLFireability-13: CTL false CTL model checker
RefineWMG-PT-005006-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RefineWMG-PT-005006-CTLFireability-00: DISJ 0 1 0 0 2 0 1 0
RefineWMG-PT-005006-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-005006-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-005006-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-005006-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-005006-CTLFireability-08: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 95 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: LAUNCH task # 3 (type EXCL) for 0 RefineWMG-PT-005006-CTLFireability-00
lola: time limit : 1752 sec
lola: memory limit: 32 pages
lola: FINISHED task # 3 (type EXCL) for RefineWMG-PT-005006-CTLFireability-00
lola: result : false
lola: markings : 7
lola: fired transitions : 7
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 14 (type EXCL) for 13 RefineWMG-PT-005006-CTLFireability-03
lola: time limit : 3505 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RefineWMG-PT-005006-CTLFireability-02: CTL true CTL model checker
RefineWMG-PT-005006-CTLFireability-07: CTL true CTL model checker
RefineWMG-PT-005006-CTLFireability-09: DISJ true CTL model checker
RefineWMG-PT-005006-CTLFireability-10: CTL true CTL model checker
RefineWMG-PT-005006-CTLFireability-11: CTL false CTL model checker
RefineWMG-PT-005006-CTLFireability-13: CTL false CTL model checker
RefineWMG-PT-005006-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RefineWMG-PT-005006-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
RefineWMG-PT-005006-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-005006-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
RefineWMG-PT-005006-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-005006-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-005006-CTLFireability-08: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 CTL EXCL 5/3505 6/32 RefineWMG-PT-005006-CTLFireability-03 1413501 m, 282700 m/sec, 12431466 t fired, .

Time elapsed: 100 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: FINISHED task # 14 (type EXCL) for RefineWMG-PT-005006-CTLFireability-03
lola: result : false
lola: markings : 1728720
lola: fired transitions : 17879816
lola: time used : 8.000000
lola: memory pages used : 7
lola: Portfolio finished: no open tasks 13

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RefineWMG-PT-005006-CTLFireability-00: DISJ unknown DISJ
RefineWMG-PT-005006-CTLFireability-01: CTL unknown AGGR
RefineWMG-PT-005006-CTLFireability-02: CTL true CTL model checker
RefineWMG-PT-005006-CTLFireability-03: CTL false CTL model checker
RefineWMG-PT-005006-CTLFireability-04: CTL unknown AGGR
RefineWMG-PT-005006-CTLFireability-05: CTL unknown AGGR
RefineWMG-PT-005006-CTLFireability-07: CTL true CTL model checker
RefineWMG-PT-005006-CTLFireability-08: CTL unknown AGGR
RefineWMG-PT-005006-CTLFireability-09: DISJ true CTL model checker
RefineWMG-PT-005006-CTLFireability-10: CTL true CTL model checker
RefineWMG-PT-005006-CTLFireability-11: CTL false CTL model checker
RefineWMG-PT-005006-CTLFireability-13: CTL false CTL model checker
RefineWMG-PT-005006-CTLFireability-15: CTL false CTL model checker


Time elapsed: 103 secs. Pages in use: 32

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="RefineWMG-PT-005006"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is RefineWMG-PT-005006, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r327-tall-167889199800554"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/RefineWMG-PT-005006.tgz
mv RefineWMG-PT-005006 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;