Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r327-tall-167889199500369.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.......................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is Railroad-PT-010, examination is CTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r327-tall-167889199500369
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 604K
-rw-r--r-- 1 mcc users 9.0K Feb 25 22:26 CTLCardinality.txt
-rw-r--r-- 1 mcc users 98K Feb 25 22:26 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.9K Feb 25 22:25 CTLFireability.txt
-rw-r--r-- 1 mcc users 47K Feb 25 22:25 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:41 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.3K Jan 29 11:41 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 4.2K Feb 25 16:41 LTLCardinality.txt
-rw-r--r-- 1 mcc users 26K Feb 25 16:41 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.2K Feb 25 16:41 LTLFireability.txt
-rw-r--r-- 1 mcc users 14K Feb 25 16:41 LTLFireability.xml
-rw-r--r-- 1 mcc users 15K Feb 25 22:27 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 148K Feb 25 22:27 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 11K Feb 25 22:27 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 81K Feb 25 22:27 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.7K Feb 25 16:41 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Feb 25 16:41 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 equiv_col
-rw-r--r-- 1 mcc users 4 Mar 5 18:23 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 iscolored
-rw-r--r-- 1 mcc users 82K Mar 5 18:23 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME Railroad-PT-010-CTLCardinality-00
FORMULA_NAME Railroad-PT-010-CTLCardinality-01
FORMULA_NAME Railroad-PT-010-CTLCardinality-02
FORMULA_NAME Railroad-PT-010-CTLCardinality-03
FORMULA_NAME Railroad-PT-010-CTLCardinality-04
FORMULA_NAME Railroad-PT-010-CTLCardinality-05
FORMULA_NAME Railroad-PT-010-CTLCardinality-06
FORMULA_NAME Railroad-PT-010-CTLCardinality-07
FORMULA_NAME Railroad-PT-010-CTLCardinality-08
FORMULA_NAME Railroad-PT-010-CTLCardinality-09
FORMULA_NAME Railroad-PT-010-CTLCardinality-10
FORMULA_NAME Railroad-PT-010-CTLCardinality-11
FORMULA_NAME Railroad-PT-010-CTLCardinality-12
FORMULA_NAME Railroad-PT-010-CTLCardinality-13
FORMULA_NAME Railroad-PT-010-CTLCardinality-14
FORMULA_NAME Railroad-PT-010-CTLCardinality-15

=== Now, execution of the tool begins

BK_START 1679044684253

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLCardinality
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=Railroad-PT-010
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-17 09:18:05] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLCardinality, -timeout, 360, -rebuildPNML]
[2023-03-17 09:18:05] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-17 09:18:05] [INFO ] Load time of PNML (sax parser for PT used): 44 ms
[2023-03-17 09:18:05] [INFO ] Transformed 118 places.
[2023-03-17 09:18:05] [INFO ] Transformed 156 transitions.
[2023-03-17 09:18:05] [INFO ] Found NUPN structural information;
[2023-03-17 09:18:05] [INFO ] Parsed PT model containing 118 places and 156 transitions and 898 arcs in 103 ms.
Parsed 16 properties from file /home/mcc/execution/CTLCardinality.xml in 13 ms.
Deduced a syphon composed of 31 places in 1 ms
Reduce places removed 31 places and 10 transitions.
FORMULA Railroad-PT-010-CTLCardinality-01 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
Support contains 58 out of 87 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 87/87 places, 146/146 transitions.
Ensure Unique test removed 9 places
Iterating post reduction 0 with 9 rules applied. Total rules applied 9 place count 78 transition count 146
Applied a total of 9 rules in 12 ms. Remains 78 /87 variables (removed 9) and now considering 146/146 (removed 0) transitions.
// Phase 1: matrix 146 rows 78 cols
[2023-03-17 09:18:06] [INFO ] Computed 32 place invariants in 17 ms
[2023-03-17 09:18:06] [INFO ] Implicit Places using invariants in 220 ms returned [34, 70]
Discarding 2 places :
Implicit Place search using SMT only with invariants took 246 ms to find 2 implicit places.
Starting structural reductions in LTL mode, iteration 1 : 76/87 places, 146/146 transitions.
Applied a total of 0 rules in 2 ms. Remains 76 /76 variables (removed 0) and now considering 146/146 (removed 0) transitions.
Finished structural reductions in LTL mode , in 2 iterations and 262 ms. Remains : 76/87 places, 146/146 transitions.
Support contains 58 out of 76 places after structural reductions.
[2023-03-17 09:18:06] [INFO ] Flatten gal took : 39 ms
[2023-03-17 09:18:06] [INFO ] Initial state reduction rules for CTL removed 1 formulas.
FORMULA Railroad-PT-010-CTLCardinality-04 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
[2023-03-17 09:18:06] [INFO ] Flatten gal took : 16 ms
[2023-03-17 09:18:06] [INFO ] Input system was already deterministic with 146 transitions.
Support contains 48 out of 76 places (down from 58) after GAL structural reductions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 283 ms. (steps per millisecond=35 ) properties (out of 39) seen :38
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 18 ms. (steps per millisecond=555 ) properties (out of 1) seen :0
Running SMT prover for 1 properties.
// Phase 1: matrix 146 rows 76 cols
[2023-03-17 09:18:06] [INFO ] Computed 30 place invariants in 6 ms
[2023-03-17 09:18:06] [INFO ] [Real]Absence check using 22 positive place invariants in 4 ms returned sat
[2023-03-17 09:18:06] [INFO ] [Real]Absence check using 22 positive and 8 generalized place invariants in 2 ms returned sat
[2023-03-17 09:18:06] [INFO ] After 69ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:1
[2023-03-17 09:18:06] [INFO ] [Nat]Absence check using 22 positive place invariants in 5 ms returned sat
[2023-03-17 09:18:07] [INFO ] [Nat]Absence check using 22 positive and 8 generalized place invariants in 3 ms returned sat
[2023-03-17 09:18:07] [INFO ] After 38ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :1
[2023-03-17 09:18:07] [INFO ] Deduced a trap composed of 11 places in 31 ms of which 5 ms to minimize.
[2023-03-17 09:18:07] [INFO ] Deduced a trap composed of 4 places in 48 ms of which 1 ms to minimize.
[2023-03-17 09:18:07] [INFO ] Trap strengthening procedure managed to obtain unsat after adding 2 trap constraints in 95 ms
[2023-03-17 09:18:07] [INFO ] After 139ms SMT Verify possible using trap constraints in natural domain returned unsat :1 sat :0
[2023-03-17 09:18:07] [INFO ] After 186ms SMT Verify possible using all constraints in natural domain returned unsat :1 sat :0
Fused 1 Parikh solutions to 0 different solutions.
Parikh walk visited 0 properties in 0 ms.
Successfully simplified 1 atomic propositions for a total of 13 simplifications.
[2023-03-17 09:18:07] [INFO ] Flatten gal took : 11 ms
[2023-03-17 09:18:07] [INFO ] Flatten gal took : 12 ms
[2023-03-17 09:18:07] [INFO ] Input system was already deterministic with 146 transitions.
Computed a total of 0 stabilizing places and 0 stable transitions
Starting structural reductions in LTL mode, iteration 0 : 76/76 places, 146/146 transitions.
Ensure Unique test removed 3 places
Iterating post reduction 0 with 3 rules applied. Total rules applied 3 place count 73 transition count 146
Applied a total of 3 rules in 3 ms. Remains 73 /76 variables (removed 3) and now considering 146/146 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 3 ms. Remains : 73/76 places, 146/146 transitions.
[2023-03-17 09:18:07] [INFO ] Flatten gal took : 10 ms
[2023-03-17 09:18:07] [INFO ] Flatten gal took : 11 ms
[2023-03-17 09:18:07] [INFO ] Input system was already deterministic with 146 transitions.
Starting structural reductions in LTL mode, iteration 0 : 76/76 places, 146/146 transitions.
Ensure Unique test removed 3 places
Iterating post reduction 0 with 3 rules applied. Total rules applied 3 place count 73 transition count 146
Applied a total of 3 rules in 2 ms. Remains 73 /76 variables (removed 3) and now considering 146/146 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 73/76 places, 146/146 transitions.
[2023-03-17 09:18:07] [INFO ] Flatten gal took : 9 ms
[2023-03-17 09:18:07] [INFO ] Flatten gal took : 9 ms
[2023-03-17 09:18:07] [INFO ] Input system was already deterministic with 146 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 76/76 places, 146/146 transitions.
Ensure Unique test removed 3 places
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 0 with 1 Pre rules applied. Total rules applied 0 place count 73 transition count 145
Deduced a syphon composed of 1 places in 1 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 0 with 2 rules applied. Total rules applied 2 place count 72 transition count 145
Performed 7 Post agglomeration using F-continuation condition.Transition count delta: 7
Deduced a syphon composed of 7 places in 0 ms
Reduce places removed 7 places and 0 transitions.
Iterating global reduction 0 with 14 rules applied. Total rules applied 16 place count 65 transition count 138
Applied a total of 16 rules in 20 ms. Remains 65 /76 variables (removed 11) and now considering 138/146 (removed 8) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 20 ms. Remains : 65/76 places, 138/146 transitions.
[2023-03-17 09:18:07] [INFO ] Flatten gal took : 7 ms
[2023-03-17 09:18:07] [INFO ] Flatten gal took : 9 ms
[2023-03-17 09:18:07] [INFO ] Input system was already deterministic with 138 transitions.
Starting structural reductions in LTL mode, iteration 0 : 76/76 places, 146/146 transitions.
Ensure Unique test removed 3 places
Iterating post reduction 0 with 3 rules applied. Total rules applied 3 place count 73 transition count 146
Applied a total of 3 rules in 2 ms. Remains 73 /76 variables (removed 3) and now considering 146/146 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 73/76 places, 146/146 transitions.
[2023-03-17 09:18:07] [INFO ] Flatten gal took : 8 ms
[2023-03-17 09:18:07] [INFO ] Flatten gal took : 9 ms
[2023-03-17 09:18:07] [INFO ] Input system was already deterministic with 146 transitions.
Starting structural reductions in LTL mode, iteration 0 : 76/76 places, 146/146 transitions.
Ensure Unique test removed 3 places
Iterating post reduction 0 with 3 rules applied. Total rules applied 3 place count 73 transition count 146
Applied a total of 3 rules in 2 ms. Remains 73 /76 variables (removed 3) and now considering 146/146 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 73/76 places, 146/146 transitions.
[2023-03-17 09:18:07] [INFO ] Flatten gal took : 8 ms
[2023-03-17 09:18:07] [INFO ] Flatten gal took : 9 ms
[2023-03-17 09:18:07] [INFO ] Input system was already deterministic with 146 transitions.
Starting structural reductions in LTL mode, iteration 0 : 76/76 places, 146/146 transitions.
Ensure Unique test removed 3 places
Iterating post reduction 0 with 3 rules applied. Total rules applied 3 place count 73 transition count 146
Applied a total of 3 rules in 3 ms. Remains 73 /76 variables (removed 3) and now considering 146/146 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 3 ms. Remains : 73/76 places, 146/146 transitions.
[2023-03-17 09:18:07] [INFO ] Flatten gal took : 8 ms
[2023-03-17 09:18:07] [INFO ] Flatten gal took : 8 ms
[2023-03-17 09:18:07] [INFO ] Input system was already deterministic with 146 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 76/76 places, 146/146 transitions.
Ensure Unique test removed 3 places
Performed 2 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 0 with 2 Pre rules applied. Total rules applied 0 place count 73 transition count 144
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 0 with 4 rules applied. Total rules applied 4 place count 71 transition count 144
Performed 7 Post agglomeration using F-continuation condition.Transition count delta: 7
Deduced a syphon composed of 7 places in 1 ms
Reduce places removed 7 places and 0 transitions.
Iterating global reduction 0 with 14 rules applied. Total rules applied 18 place count 64 transition count 137
Applied a total of 18 rules in 14 ms. Remains 64 /76 variables (removed 12) and now considering 137/146 (removed 9) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 14 ms. Remains : 64/76 places, 137/146 transitions.
[2023-03-17 09:18:07] [INFO ] Flatten gal took : 6 ms
[2023-03-17 09:18:07] [INFO ] Flatten gal took : 7 ms
[2023-03-17 09:18:07] [INFO ] Input system was already deterministic with 137 transitions.
Starting structural reductions in LTL mode, iteration 0 : 76/76 places, 146/146 transitions.
Ensure Unique test removed 3 places
Iterating post reduction 0 with 3 rules applied. Total rules applied 3 place count 73 transition count 146
Applied a total of 3 rules in 2 ms. Remains 73 /76 variables (removed 3) and now considering 146/146 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 73/76 places, 146/146 transitions.
[2023-03-17 09:18:07] [INFO ] Flatten gal took : 7 ms
[2023-03-17 09:18:07] [INFO ] Flatten gal took : 7 ms
[2023-03-17 09:18:07] [INFO ] Input system was already deterministic with 146 transitions.
Starting structural reductions in LTL mode, iteration 0 : 76/76 places, 146/146 transitions.
Ensure Unique test removed 3 places
Iterating post reduction 0 with 3 rules applied. Total rules applied 3 place count 73 transition count 146
Applied a total of 3 rules in 2 ms. Remains 73 /76 variables (removed 3) and now considering 146/146 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 73/76 places, 146/146 transitions.
[2023-03-17 09:18:07] [INFO ] Flatten gal took : 7 ms
[2023-03-17 09:18:07] [INFO ] Flatten gal took : 7 ms
[2023-03-17 09:18:07] [INFO ] Input system was already deterministic with 146 transitions.
Starting structural reductions in LTL mode, iteration 0 : 76/76 places, 146/146 transitions.
Ensure Unique test removed 3 places
Iterating post reduction 0 with 3 rules applied. Total rules applied 3 place count 73 transition count 146
Applied a total of 3 rules in 2 ms. Remains 73 /76 variables (removed 3) and now considering 146/146 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 73/76 places, 146/146 transitions.
[2023-03-17 09:18:07] [INFO ] Flatten gal took : 7 ms
[2023-03-17 09:18:07] [INFO ] Flatten gal took : 8 ms
[2023-03-17 09:18:07] [INFO ] Input system was already deterministic with 146 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 76/76 places, 146/146 transitions.
Ensure Unique test removed 3 places
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 0 with 1 Pre rules applied. Total rules applied 0 place count 73 transition count 145
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 0 with 2 rules applied. Total rules applied 2 place count 72 transition count 145
Performed 8 Post agglomeration using F-continuation condition.Transition count delta: 8
Deduced a syphon composed of 8 places in 0 ms
Reduce places removed 8 places and 0 transitions.
Iterating global reduction 0 with 16 rules applied. Total rules applied 18 place count 64 transition count 137
Applied a total of 18 rules in 13 ms. Remains 64 /76 variables (removed 12) and now considering 137/146 (removed 9) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 13 ms. Remains : 64/76 places, 137/146 transitions.
[2023-03-17 09:18:07] [INFO ] Flatten gal took : 6 ms
[2023-03-17 09:18:07] [INFO ] Flatten gal took : 6 ms
[2023-03-17 09:18:07] [INFO ] Input system was already deterministic with 137 transitions.
Starting structural reductions in LTL mode, iteration 0 : 76/76 places, 146/146 transitions.
Ensure Unique test removed 3 places
Iterating post reduction 0 with 3 rules applied. Total rules applied 3 place count 73 transition count 146
Applied a total of 3 rules in 15 ms. Remains 73 /76 variables (removed 3) and now considering 146/146 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 15 ms. Remains : 73/76 places, 146/146 transitions.
[2023-03-17 09:18:07] [INFO ] Flatten gal took : 7 ms
[2023-03-17 09:18:07] [INFO ] Flatten gal took : 7 ms
[2023-03-17 09:18:07] [INFO ] Input system was already deterministic with 146 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 76/76 places, 146/146 transitions.
Ensure Unique test removed 3 places
Performed 2 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 0 with 2 Pre rules applied. Total rules applied 0 place count 73 transition count 144
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 0 with 4 rules applied. Total rules applied 4 place count 71 transition count 144
Performed 4 Post agglomeration using F-continuation condition.Transition count delta: 4
Deduced a syphon composed of 4 places in 1 ms
Reduce places removed 4 places and 0 transitions.
Iterating global reduction 0 with 8 rules applied. Total rules applied 12 place count 67 transition count 140
Applied a total of 12 rules in 10 ms. Remains 67 /76 variables (removed 9) and now considering 140/146 (removed 6) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 10 ms. Remains : 67/76 places, 140/146 transitions.
[2023-03-17 09:18:07] [INFO ] Flatten gal took : 6 ms
[2023-03-17 09:18:07] [INFO ] Flatten gal took : 7 ms
[2023-03-17 09:18:07] [INFO ] Input system was already deterministic with 140 transitions.
Starting structural reductions in LTL mode, iteration 0 : 76/76 places, 146/146 transitions.
Ensure Unique test removed 3 places
Iterating post reduction 0 with 3 rules applied. Total rules applied 3 place count 73 transition count 146
Applied a total of 3 rules in 2 ms. Remains 73 /76 variables (removed 3) and now considering 146/146 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 73/76 places, 146/146 transitions.
[2023-03-17 09:18:07] [INFO ] Flatten gal took : 6 ms
[2023-03-17 09:18:07] [INFO ] Flatten gal took : 7 ms
[2023-03-17 09:18:07] [INFO ] Input system was already deterministic with 146 transitions.
[2023-03-17 09:18:07] [INFO ] Flatten gal took : 19 ms
[2023-03-17 09:18:07] [INFO ] Flatten gal took : 9 ms
[2023-03-17 09:18:07] [INFO ] Export to MCC of 14 properties in file /home/mcc/execution/CTLCardinality.sr.xml took 4 ms.
[2023-03-17 09:18:07] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 76 places, 146 transitions and 815 arcs took 1 ms.
Total runtime 2161 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT Railroad-PT-010
BK_EXAMINATION: CTLCardinality
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/372

FORMULA Railroad-PT-010-CTLCardinality-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Railroad-PT-010-CTLCardinality-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Railroad-PT-010-CTLCardinality-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Railroad-PT-010-CTLCardinality-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Railroad-PT-010-CTLCardinality-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Railroad-PT-010-CTLCardinality-10 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Railroad-PT-010-CTLCardinality-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Railroad-PT-010-CTLCardinality-02 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Railroad-PT-010-CTLCardinality-00 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Railroad-PT-010-CTLCardinality-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Railroad-PT-010-CTLCardinality-07 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Railroad-PT-010-CTLCardinality-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Railroad-PT-010-CTLCardinality-12 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Railroad-PT-010-CTLCardinality-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1679044735369

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLCardinality -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/372/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/372/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/372/CTLCardinality.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:451
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:138
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:129
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:472
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: rewrite Frontend/Parser/formula_rewrite.k:679
lola: rewrite Frontend/Parser/formula_rewrite.k:679
lola: LAUNCH task # 50 (type EXCL) for 22 Railroad-PT-010-CTLCardinality-08
lola: time limit : 224 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: FINISHED task # 50 (type EXCL) for Railroad-PT-010-CTLCardinality-08
lola: result : false
lola: markings : 95
lola: fired transitions : 136
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 26 (type EXCL) for 25 Railroad-PT-010-CTLCardinality-09
lola: time limit : 239 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:726
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: LAUNCH task # 53 (type FNDP) for 9 Railroad-PT-010-CTLCardinality-05
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:730
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-010-CTLCardinality-08: SP ACTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-010-CTLCardinality-00: CTL 0 1 0 0 1 0 0 0
Railroad-PT-010-CTLCardinality-02: CTL 0 1 0 0 1 0 0 0
Railroad-PT-010-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
Railroad-PT-010-CTLCardinality-05: DISJ 0 2 1 0 2 0 0 0
Railroad-PT-010-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
Railroad-PT-010-CTLCardinality-07: AFAG 0 1 0 0 1 0 0 0
Railroad-PT-010-CTLCardinality-09: CTL 0 0 1 0 1 0 0 0
Railroad-PT-010-CTLCardinality-10: DISJ 0 2 0 0 2 0 0 0
Railroad-PT-010-CTLCardinality-11: CTL 0 1 0 0 1 0 0 0
Railroad-PT-010-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
Railroad-PT-010-CTLCardinality-13: CTL 0 1 0 0 1 0 0 0
Railroad-PT-010-CTLCardinality-14: EFEG 0 1 0 0 1 0 0 0
Railroad-PT-010-CTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 4/239 2/32 Railroad-PT-010-CTLCardinality-09 448735 m, 89747 m/sec, 2739587 t fired, .
53 EF DL FNDP 4/3599 0/5 Railroad-PT-010-CTLCardinality-05 861164 t fired, 1 attempts, .

Time elapsed: 5 secs. Pages in use: 2
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-010-CTLCardinality-08: SP ACTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-010-CTLCardinality-00: CTL 0 1 0 0 1 0 0 0
Railroad-PT-010-CTLCardinality-02: CTL 0 1 0 0 1 0 0 0
Railroad-PT-010-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
Railroad-PT-010-CTLCardinality-05: DISJ 0 2 1 0 2 0 0 0
Railroad-PT-010-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
Railroad-PT-010-CTLCardinality-07: AFAG 0 1 0 0 1 0 0 0
Railroad-PT-010-CTLCardinality-09: CTL 0 0 1 0 1 0 0 0
Railroad-PT-010-CTLCardinality-10: DISJ 0 2 0 0 2 0 0 0
Railroad-PT-010-CTLCardinality-11: CTL 0 1 0 0 1 0 0 0
Railroad-PT-010-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
Railroad-PT-010-CTLCardinality-13: CTL 0 1 0 0 1 0 0 0
Railroad-PT-010-CTLCardinality-14: EFEG 0 1 0 0 1 0 0 0
Railroad-PT-010-CTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 9/239 3/32 Railroad-PT-010-CTLCardinality-09 696810 m, 49615 m/sec, 5393016 t fired, .
53 EF DL FNDP 9/3599 0/5 Railroad-PT-010-CTLCardinality-05 1742470 t fired, 2 attempts, .

Time elapsed: 10 secs. Pages in use: 3
# running tasks: 2 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-010-CTLCardinality-08: SP ACTL false LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-010-CTLCardinality-00: CTL 0 1 0 0 1 0 0 0
Railroad-PT-010-CTLCardinality-02: CTL 0 1 0 0 1 0 0 0
Railroad-PT-010-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
Railroad-PT-010-CTLCardinality-05: DISJ 0 2 1 0 2 0 0 0
Railroad-PT-010-CTLCardinality-06: CTL 0 1 0 0 1 0 0 0
Railroad-PT-010-CTLCardinality-07: AFAG 0 1 0 0 1 0 0 0
Railroad-PT-010-CTLCardinality-09: CTL 0 0 1 0 1 0 0 0
Railroad-PT-010-CTLCardinality-10: DISJ 0 2 0 0 2 0 0 0
Railroad-PT-010-CTLCardinality-11: CTL 0 1 0 0 1 0 0 0
Railroad-PT-010-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
Railroad-PT-010-CTLCardinality-13: CTL 0 1 0 0 1 0 0 0
Railroad-PT-010-CTLCardinality-14: EFEG 0 1 0 0 1 0 0 0
Railroad-PT-010-CTLCardinality-15: LTL/CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 14/239 4/32 Railroad-PT-010-CTLCardinality-09 931568 m, 46951 m/sec, 8210819 t fired, .
53 EF DL FNDP 14/3599 0/5 Railroad-PT-010-CTLCardinality-05 2641705 t fired, 3 attempts, .

Time elapsed: 15 secs. Pages in use: 4
# running tasks: 2 of 4 Visible: 14
lola: FINISHED task # 26 (type EXCL) for Railroad-PT-010-CTLCardinality-09
lola: result : false
lola: markings : 1012600
lola: fired transitions : 10033072
lola: time used : 18.000000
lola: memory pages used : 5
lola: LAUNCH task # 48 (type EXCL) for 47 Railroad-PT-010-CTLCardinality-15
lola: time limit : 255 sec
lola: memory limit: 32 pages
lola: FINISHED task # 48 (type EXCL) for Railroad-PT-010-CTLCardinality-15
lola: result : false
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 42 (type EXCL) for 41 Railroad-PT-010-CTLCardinality-13
lola: time limit : 275 sec
lola: memory limit: 32 pages
lola: FINISHED task # 42 (type EXCL) for Railroad-PT-010-CTLCardinality-13
lola: result : false
lola: markings : 313967
lola: fired transitions : 1720841
lola: time used : 1.000000
lola: memory pages used : 2
lola: LAUNCH task # 36 (type EXCL) for 35 Railroad-PT-010-CTLCardinality-11
lola: time limit : 298 sec
lola: memory limit: 32 pages
lola: FINISHED task # 36 (type EXCL) for Railroad-PT-010-CTLCardinality-11
lola: result : false
lola: markings : 77
lola: fired transitions : 91
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 33 (type EXCL) for 28 Railroad-PT-010-CTLCardinality-10
lola: time limit : 325 sec
lola: memory limit: 32 pages
lola: FINISHED task # 33 (type EXCL) for Railroad-PT-010-CTLCardinality-10
lola: result : true
lola: markings : 21541
lola: fired transitions : 124357
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 17 (type EXCL) for 16 Railroad-PT-010-CTLCardinality-06
lola: time limit : 397 sec
lola: memory limit: 32 pages
lola: FINISHED task # 17 (type EXCL) for Railroad-PT-010-CTLCardinality-06
lola: result : false
lola: markings : 14
lola: fired transitions : 19
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 14 (type EXCL) for 9 Railroad-PT-010-CTLCardinality-05
lola: time limit : 447 sec
lola: memory limit: 32 pages
lola: FINISHED task # 14 (type EXCL) for Railroad-PT-010-CTLCardinality-05
lola: result : false
lola: markings : 11
lola: fired transitions : 10
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 4 (type EXCL) for 3 Railroad-PT-010-CTLCardinality-02
lola: time limit : 511 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-010-CTLCardinality-06: CTL false CTL model checker
Railroad-PT-010-CTLCardinality-08: SP ACTL false LTL model checker
Railroad-PT-010-CTLCardinality-09: CTL false CTL model checker
Railroad-PT-010-CTLCardinality-10: DISJ true CTL model checker
Railroad-PT-010-CTLCardinality-11: CTL false CTL model checker
Railroad-PT-010-CTLCardinality-13: CTL false CTL model checker
Railroad-PT-010-CTLCardinality-15: LTL/CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-010-CTLCardinality-00: CTL 0 1 0 0 1 0 0 0
Railroad-PT-010-CTLCardinality-02: CTL 0 0 1 0 1 0 0 0
Railroad-PT-010-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
Railroad-PT-010-CTLCardinality-05: DISJ 0 1 1 0 3 0 0 0
Railroad-PT-010-CTLCardinality-07: AFAG 0 1 0 0 1 0 0 0
Railroad-PT-010-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
Railroad-PT-010-CTLCardinality-14: EFEG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 0/511 1/32 Railroad-PT-010-CTLCardinality-02 71529 m, 14305 m/sec, 296479 t fired, .
53 EF DL FNDP 19/3599 0/5 Railroad-PT-010-CTLCardinality-05 3533762 t fired, 4 attempts, .

Time elapsed: 20 secs. Pages in use: 5
# running tasks: 2 of 4 Visible: 14
lola: FINISHED task # 4 (type EXCL) for Railroad-PT-010-CTLCardinality-02
lola: result : true
lola: markings : 392187
lola: fired transitions : 3653211
lola: time used : 4.000000
lola: memory pages used : 2
lola: LAUNCH task # 1 (type EXCL) for 0 Railroad-PT-010-CTLCardinality-00
lola: time limit : 596 sec
lola: memory limit: 32 pages
lola: FINISHED task # 1 (type EXCL) for Railroad-PT-010-CTLCardinality-00
lola: result : true
lola: markings : 14
lola: fired transitions : 14
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 52 (type EXCL) for 9 Railroad-PT-010-CTLCardinality-05
lola: time limit : 715 sec
lola: memory limit: 32 pages
lola: FINISHED task # 52 (type EXCL) for Railroad-PT-010-CTLCardinality-05
lola: result : false
lola: markings : 117136
lola: fired transitions : 840296
lola: time used : 1.000000
lola: memory pages used : 1
lola: CANCELED task # 53 (type FNDP) for Railroad-PT-010-CTLCardinality-05 (obsolete)
lola: LAUNCH task # 20 (type EXCL) for 19 Railroad-PT-010-CTLCardinality-07
lola: time limit : 893 sec
lola: memory limit: 32 pages
lola: FINISHED task # 53 (type FNDP) for Railroad-PT-010-CTLCardinality-05
lola: result : unknown
lola: fired transitions : 4308527
lola: tried executions : 6
lola: time used : 24.000000
lola: memory pages used : 0
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-010-CTLCardinality-00: CTL true CTL model checker
Railroad-PT-010-CTLCardinality-02: CTL true CTL model checker
Railroad-PT-010-CTLCardinality-05: DISJ false DISJ
Railroad-PT-010-CTLCardinality-06: CTL false CTL model checker
Railroad-PT-010-CTLCardinality-08: SP ACTL false LTL model checker
Railroad-PT-010-CTLCardinality-09: CTL false CTL model checker
Railroad-PT-010-CTLCardinality-10: DISJ true CTL model checker
Railroad-PT-010-CTLCardinality-11: CTL false CTL model checker
Railroad-PT-010-CTLCardinality-13: CTL false CTL model checker
Railroad-PT-010-CTLCardinality-15: LTL/CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-010-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
Railroad-PT-010-CTLCardinality-07: AFAG 0 0 1 0 1 0 0 0
Railroad-PT-010-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
Railroad-PT-010-CTLCardinality-14: EFEG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 0/893 1/32 Railroad-PT-010-CTLCardinality-07 194587 m, 38917 m/sec, 633700 t fired, .

Time elapsed: 25 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-010-CTLCardinality-00: CTL true CTL model checker
Railroad-PT-010-CTLCardinality-02: CTL true CTL model checker
Railroad-PT-010-CTLCardinality-05: DISJ false DISJ
Railroad-PT-010-CTLCardinality-06: CTL false CTL model checker
Railroad-PT-010-CTLCardinality-08: SP ACTL false LTL model checker
Railroad-PT-010-CTLCardinality-09: CTL false CTL model checker
Railroad-PT-010-CTLCardinality-10: DISJ true CTL model checker
Railroad-PT-010-CTLCardinality-11: CTL false CTL model checker
Railroad-PT-010-CTLCardinality-13: CTL false CTL model checker
Railroad-PT-010-CTLCardinality-15: LTL/CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-010-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
Railroad-PT-010-CTLCardinality-07: AFAG 0 0 1 0 1 0 0 0
Railroad-PT-010-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
Railroad-PT-010-CTLCardinality-14: EFEG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 5/893 6/32 Railroad-PT-010-CTLCardinality-07 1192751 m, 199632 m/sec, 4805444 t fired, .

Time elapsed: 30 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-010-CTLCardinality-00: CTL true CTL model checker
Railroad-PT-010-CTLCardinality-02: CTL true CTL model checker
Railroad-PT-010-CTLCardinality-05: DISJ false DISJ
Railroad-PT-010-CTLCardinality-06: CTL false CTL model checker
Railroad-PT-010-CTLCardinality-08: SP ACTL false LTL model checker
Railroad-PT-010-CTLCardinality-09: CTL false CTL model checker
Railroad-PT-010-CTLCardinality-10: DISJ true CTL model checker
Railroad-PT-010-CTLCardinality-11: CTL false CTL model checker
Railroad-PT-010-CTLCardinality-13: CTL false CTL model checker
Railroad-PT-010-CTLCardinality-15: LTL/CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-010-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
Railroad-PT-010-CTLCardinality-07: AFAG 0 0 1 0 1 0 0 0
Railroad-PT-010-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
Railroad-PT-010-CTLCardinality-14: EFEG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 10/893 9/32 Railroad-PT-010-CTLCardinality-07 1959485 m, 153346 m/sec, 8783894 t fired, .

Time elapsed: 35 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-010-CTLCardinality-00: CTL true CTL model checker
Railroad-PT-010-CTLCardinality-02: CTL true CTL model checker
Railroad-PT-010-CTLCardinality-05: DISJ false DISJ
Railroad-PT-010-CTLCardinality-06: CTL false CTL model checker
Railroad-PT-010-CTLCardinality-08: SP ACTL false LTL model checker
Railroad-PT-010-CTLCardinality-09: CTL false CTL model checker
Railroad-PT-010-CTLCardinality-10: DISJ true CTL model checker
Railroad-PT-010-CTLCardinality-11: CTL false CTL model checker
Railroad-PT-010-CTLCardinality-13: CTL false CTL model checker
Railroad-PT-010-CTLCardinality-15: LTL/CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-010-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
Railroad-PT-010-CTLCardinality-07: AFAG 0 0 1 0 1 0 0 0
Railroad-PT-010-CTLCardinality-12: CTL 0 1 0 0 1 0 0 0
Railroad-PT-010-CTLCardinality-14: EFEG 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 15/893 9/32 Railroad-PT-010-CTLCardinality-07 2038137 m, 15730 m/sec, 12982868 t fired, .

Time elapsed: 40 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 14
lola: FINISHED task # 20 (type EXCL) for Railroad-PT-010-CTLCardinality-07
lola: result : true
lola: markings : 2038166
lola: fired transitions : 16324601
lola: time used : 19.000000
lola: memory pages used : 9
lola: LAUNCH task # 45 (type EXCL) for 44 Railroad-PT-010-CTLCardinality-14
lola: time limit : 1185 sec
lola: memory limit: 32 pages
lola: FINISHED task # 45 (type EXCL) for Railroad-PT-010-CTLCardinality-14
lola: result : false
lola: markings : 117137
lola: fired transitions : 940128
lola: time used : 1.000000
lola: memory pages used : 1
lola: LAUNCH task # 39 (type EXCL) for 38 Railroad-PT-010-CTLCardinality-12
lola: time limit : 1777 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-010-CTLCardinality-00: CTL true CTL model checker
Railroad-PT-010-CTLCardinality-02: CTL true CTL model checker
Railroad-PT-010-CTLCardinality-05: DISJ false DISJ
Railroad-PT-010-CTLCardinality-06: CTL false CTL model checker
Railroad-PT-010-CTLCardinality-07: AFAG true CTL model checker
Railroad-PT-010-CTLCardinality-08: SP ACTL false LTL model checker
Railroad-PT-010-CTLCardinality-09: CTL false CTL model checker
Railroad-PT-010-CTLCardinality-10: DISJ true CTL model checker
Railroad-PT-010-CTLCardinality-11: CTL false CTL model checker
Railroad-PT-010-CTLCardinality-13: CTL false CTL model checker
Railroad-PT-010-CTLCardinality-14: EFEG false state space /EFEG
Railroad-PT-010-CTLCardinality-15: LTL/CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-010-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
Railroad-PT-010-CTLCardinality-12: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 0/1777 1/32 Railroad-PT-010-CTLCardinality-12 19777 m, 3955 m/sec, 55263 t fired, .

Time elapsed: 45 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 14
lola: FINISHED task # 39 (type EXCL) for Railroad-PT-010-CTLCardinality-12
lola: result : true
lola: markings : 155991
lola: fired transitions : 1500001
lola: time used : 2.000000
lola: memory pages used : 1
lola: LAUNCH task # 7 (type EXCL) for 6 Railroad-PT-010-CTLCardinality-03
lola: time limit : 3553 sec
lola: memory limit: 32 pages
lola: FINISHED task # 7 (type EXCL) for Railroad-PT-010-CTLCardinality-03
lola: result : false
lola: markings : 21
lola: fired transitions : 45
lola: time used : 0.000000
lola: memory pages used : 1
lola: Portfolio finished: no open formulas

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-010-CTLCardinality-00: CTL true CTL model checker
Railroad-PT-010-CTLCardinality-02: CTL true CTL model checker
Railroad-PT-010-CTLCardinality-03: CTL false CTL model checker
Railroad-PT-010-CTLCardinality-05: DISJ false DISJ
Railroad-PT-010-CTLCardinality-06: CTL false CTL model checker
Railroad-PT-010-CTLCardinality-07: AFAG true CTL model checker
Railroad-PT-010-CTLCardinality-08: SP ACTL false LTL model checker
Railroad-PT-010-CTLCardinality-09: CTL false CTL model checker
Railroad-PT-010-CTLCardinality-10: DISJ true CTL model checker
Railroad-PT-010-CTLCardinality-11: CTL false CTL model checker
Railroad-PT-010-CTLCardinality-12: CTL true CTL model checker
Railroad-PT-010-CTLCardinality-13: CTL false CTL model checker
Railroad-PT-010-CTLCardinality-14: EFEG false state space /EFEG
Railroad-PT-010-CTLCardinality-15: LTL/CTL false CTL model checker


Time elapsed: 47 secs. Pages in use: 9

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="Railroad-PT-010"
export BK_EXAMINATION="CTLCardinality"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is Railroad-PT-010, examination is CTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r327-tall-167889199500369"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/Railroad-PT-010.tgz
mv Railroad-PT-010 execution
cd execution
if [ "CTLCardinality" = "ReachabilityDeadlock" ] || [ "CTLCardinality" = "UpperBounds" ] || [ "CTLCardinality" = "QuasiLiveness" ] || [ "CTLCardinality" = "StableMarking" ] || [ "CTLCardinality" = "Liveness" ] || [ "CTLCardinality" = "OneSafe" ] || [ "CTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLCardinality.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLCardinality" = "ReachabilityDeadlock" ] || [ "CTLCardinality" = "QuasiLiveness" ] || [ "CTLCardinality" = "StableMarking" ] || [ "CTLCardinality" = "Liveness" ] || [ "CTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;