Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r327-tall-167889199400242.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is RERS2020-PT-pb104, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r327-tall-167889199400242
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 81M
-rw-r--r-- 1 mcc users 7.5K Feb 26 08:42 CTLCardinality.txt
-rw-r--r-- 1 mcc users 79K Feb 26 08:42 CTLCardinality.xml
-rw-r--r-- 1 mcc users 6.1K Feb 26 08:39 CTLFireability.txt
-rw-r--r-- 1 mcc users 47K Feb 26 08:39 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.0K Feb 25 16:40 LTLCardinality.txt
-rw-r--r-- 1 mcc users 29K Feb 25 16:40 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.6K Feb 25 16:40 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K Feb 25 16:40 LTLFireability.xml
-rw-r--r-- 1 mcc users 16K Feb 26 08:53 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 168K Feb 26 08:53 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 12K Feb 26 08:48 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 89K Feb 26 08:48 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Feb 25 16:40 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Feb 25 16:40 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 equiv_col
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 iscolored
-rw-r--r-- 1 mcc users 80M Mar 5 18:23 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME RERS2020-PT-pb104-CTLFireability-00
FORMULA_NAME RERS2020-PT-pb104-CTLFireability-01
FORMULA_NAME RERS2020-PT-pb104-CTLFireability-02
FORMULA_NAME RERS2020-PT-pb104-CTLFireability-03
FORMULA_NAME RERS2020-PT-pb104-CTLFireability-04
FORMULA_NAME RERS2020-PT-pb104-CTLFireability-05
FORMULA_NAME RERS2020-PT-pb104-CTLFireability-06
FORMULA_NAME RERS2020-PT-pb104-CTLFireability-07
FORMULA_NAME RERS2020-PT-pb104-CTLFireability-08
FORMULA_NAME RERS2020-PT-pb104-CTLFireability-09
FORMULA_NAME RERS2020-PT-pb104-CTLFireability-10
FORMULA_NAME RERS2020-PT-pb104-CTLFireability-11
FORMULA_NAME RERS2020-PT-pb104-CTLFireability-12
FORMULA_NAME RERS2020-PT-pb104-CTLFireability-13
FORMULA_NAME RERS2020-PT-pb104-CTLFireability-14
FORMULA_NAME RERS2020-PT-pb104-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1679020281368

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=RERS2020-PT-pb104
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-17 02:31:23] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-17 02:31:23] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-17 02:31:25] [INFO ] Load time of PNML (sax parser for PT used): 2326 ms
[2023-03-17 02:31:25] [INFO ] Transformed 1353 places.
[2023-03-17 02:31:26] [INFO ] Transformed 143642 transitions.
[2023-03-17 02:31:26] [INFO ] Found NUPN structural information;
[2023-03-17 02:31:26] [INFO ] Parsed PT model containing 1353 places and 143642 transitions and 572292 arcs in 2921 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 35 ms.
Ensure Unique test removed 13930 transitions
Reduce redundant transitions removed 13930 transitions.
Support contains 186 out of 1353 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 1353/1353 places, 129712/129712 transitions.
Ensure Unique test removed 8 places
Iterating post reduction 0 with 8 rules applied. Total rules applied 8 place count 1345 transition count 129712
Applied a total of 8 rules in 481 ms. Remains 1345 /1353 variables (removed 8) and now considering 129712/129712 (removed 0) transitions.
[2023-03-17 02:31:28] [INFO ] Flow matrix only has 96758 transitions (discarded 32954 similar events)
// Phase 1: matrix 96758 rows 1345 cols
[2023-03-17 02:31:28] [INFO ] Computed 9 place invariants in 580 ms
[2023-03-17 02:31:32] [INFO ] Implicit Places using invariants in 4101 ms returned []
Implicit Place search using SMT only with invariants took 4129 ms to find 0 implicit places.
[2023-03-17 02:31:32] [INFO ] Flow matrix only has 96758 transitions (discarded 32954 similar events)
[2023-03-17 02:31:32] [INFO ] Invariant cache hit.
[2023-03-17 02:32:02] [INFO ] Performed 74480/129712 'is it Dead' test of which 0 returned DEAD in 30 seconds.
[2023-03-17 02:32:23] [INFO ] Dead Transitions using invariants and state equation in 51029 ms found 0 transitions.
Starting structural reductions in LTL mode, iteration 1 : 1345/1353 places, 129712/129712 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 55660 ms. Remains : 1345/1353 places, 129712/129712 transitions.
Support contains 186 out of 1345 places after structural reductions.
[2023-03-17 02:32:27] [INFO ] Flatten gal took : 3591 ms
[2023-03-17 02:32:30] [INFO ] Flatten gal took : 3320 ms
[2023-03-17 02:32:37] [INFO ] Input system was already deterministic with 129712 transitions.
Support contains 181 out of 1345 places (down from 186) after GAL structural reductions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 2126 ms. (steps per millisecond=4 ) properties (out of 74) seen :3
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 38 ms. (steps per millisecond=26 ) properties (out of 71) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 33 ms. (steps per millisecond=30 ) properties (out of 71) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 30 ms. (steps per millisecond=33 ) properties (out of 71) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 32 ms. (steps per millisecond=31 ) properties (out of 71) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 33 ms. (steps per millisecond=30 ) properties (out of 71) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 33 ms. (steps per millisecond=30 ) properties (out of 71) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 32 ms. (steps per millisecond=31 ) properties (out of 71) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 33 ms. (steps per millisecond=30 ) properties (out of 71) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 32 ms. (steps per millisecond=31 ) properties (out of 71) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 32 ms. (steps per millisecond=31 ) properties (out of 71) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 37 ms. (steps per millisecond=27 ) properties (out of 71) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 32 ms. (steps per millisecond=31 ) properties (out of 71) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 32 ms. (steps per millisecond=31 ) properties (out of 71) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 34 ms. (steps per millisecond=29 ) properties (out of 71) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 30 ms. (steps per millisecond=33 ) properties (out of 71) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 32 ms. (steps per millisecond=31 ) properties (out of 71) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 34 ms. (steps per millisecond=29 ) properties (out of 71) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 33 ms. (steps per millisecond=30 ) properties (out of 71) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 33 ms. (steps per millisecond=30 ) properties (out of 71) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 30 ms. (steps per millisecond=33 ) properties (out of 71) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 32 ms. (steps per millisecond=31 ) properties (out of 71) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 32 ms. (steps per millisecond=31 ) properties (out of 71) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 31 ms. (steps per millisecond=32 ) properties (out of 71) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 32 ms. (steps per millisecond=31 ) properties (out of 71) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 33 ms. (steps per millisecond=30 ) properties (out of 71) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 31 ms. (steps per millisecond=32 ) properties (out of 71) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 33 ms. (steps per millisecond=30 ) properties (out of 71) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 30 ms. (steps per millisecond=33 ) properties (out of 71) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 33 ms. (steps per millisecond=30 ) properties (out of 71) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 32 ms. (steps per millisecond=31 ) properties (out of 71) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 30 ms. (steps per millisecond=33 ) properties (out of 71) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 30 ms. (steps per millisecond=33 ) properties (out of 71) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 28 ms. (steps per millisecond=35 ) properties (out of 71) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 29 ms. (steps per millisecond=34 ) properties (out of 71) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 32 ms. (steps per millisecond=31 ) properties (out of 71) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 30 ms. (steps per millisecond=33 ) properties (out of 71) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 32 ms. (steps per millisecond=31 ) properties (out of 71) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 30 ms. (steps per millisecond=33 ) properties (out of 71) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 31 ms. (steps per millisecond=32 ) properties (out of 71) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 30 ms. (steps per millisecond=33 ) properties (out of 71) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 30 ms. (steps per millisecond=33 ) properties (out of 71) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 29 ms. (steps per millisecond=34 ) properties (out of 71) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 27 ms. (steps per millisecond=37 ) properties (out of 71) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 31 ms. (steps per millisecond=32 ) properties (out of 71) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 29 ms. (steps per millisecond=34 ) properties (out of 71) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 36 ms. (steps per millisecond=27 ) properties (out of 71) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 35 ms. (steps per millisecond=28 ) properties (out of 71) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 30 ms. (steps per millisecond=33 ) properties (out of 71) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 30 ms. (steps per millisecond=33 ) properties (out of 71) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 29 ms. (steps per millisecond=34 ) properties (out of 71) seen :0
Interrupted probabilistic random walk after 10685 steps, run timeout after 9008 ms. (steps per millisecond=1 ) properties seen :{}
Probabilistic random walk after 10685 steps, saw 8200 distinct states, run finished after 9009 ms. (steps per millisecond=1 ) properties seen :0
Running SMT prover for 71 properties.
[2023-03-17 02:32:50] [INFO ] Flow matrix only has 96758 transitions (discarded 32954 similar events)
[2023-03-17 02:32:50] [INFO ] Invariant cache hit.
[2023-03-17 02:32:52] [INFO ] [Real]Absence check using 9 positive place invariants in 16 ms returned sat
[2023-03-17 02:33:15] [INFO ] After 22950ms SMT Verify possible using state equation in real domain returned unsat :0 sat :4 real:66
[2023-03-17 02:33:17] [INFO ] State equation strengthened by 3455 read => feed constraints.
java.lang.RuntimeException: SMT solver raised an error when submitting script. Raised (error "Failed to assert expression: java.io.IOException: Stream close...
at fr.lip6.move.gal.structural.smt.SMTUtils.execAndCheckResult(SMTUtils.java:251)
at fr.lip6.move.gal.structural.smt.DeadlockTester.verifyPossible(DeadlockTester.java:642)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMTIncremental(DeadlockTester.java:339)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMT(DeadlockTester.java:223)
at fr.lip6.move.gal.application.solver.ReachabilitySolver.applyReductions(ReachabilitySolver.java:95)
at fr.lip6.move.gal.application.solver.logic.AtomicReducerSR.checkAtomicPropositionsLogic(AtomicReducerSR.java:105)
at fr.lip6.move.gal.application.solver.logic.AtomicReducerSR.strongReductions(AtomicReducerSR.java:44)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.preSolveForLogic(LTLPropertySolver.java:176)
at fr.lip6.move.gal.application.Application.startNoEx(Application.java:626)
at fr.lip6.move.gal.application.Application.start(Application.java:178)
at fr.lip6.move.gal.itscl.application.Application.start(Application.java:45)
at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:203)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:136)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:402)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:255)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:77)
at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
at java.base/java.lang.reflect.Method.invoke(Method.java:568)
at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:659)
at org.eclipse.equinox.launcher.Main.basicRun(Main.java:596)
at org.eclipse.equinox.launcher.Main.run(Main.java:1467)
at org.eclipse.equinox.launcher.Main.main(Main.java:1440)
[2023-03-17 02:33:17] [WARNING] SMT solver failed with error :SMT solver raised an error when submitting script.... while checking expressions.
[2023-03-17 02:33:17] [INFO ] After 26926ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0
Fused 71 Parikh solutions to 1 different solutions.
Parikh walk visited 0 properties in 1 ms.
Support contains 170 out of 1345 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 1345/1345 places, 129712/129712 transitions.
Drop transitions removed 2126 transitions
Reduce isomorphic transitions removed 2126 transitions.
Iterating post reduction 0 with 2126 rules applied. Total rules applied 2126 place count 1345 transition count 127586
Performed 8 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 1 with 8 Pre rules applied. Total rules applied 2126 place count 1345 transition count 127578
Deduced a syphon composed of 8 places in 102 ms
Reduce places removed 8 places and 0 transitions.
Iterating global reduction 1 with 16 rules applied. Total rules applied 2142 place count 1337 transition count 127578
Performed 22 Post agglomeration using F-continuation condition.Transition count delta: 22
Deduced a syphon composed of 22 places in 110 ms
Reduce places removed 22 places and 0 transitions.
Iterating global reduction 1 with 44 rules applied. Total rules applied 2186 place count 1315 transition count 127556
Free-agglomeration rule applied 18 times.
Iterating global reduction 1 with 18 rules applied. Total rules applied 2204 place count 1315 transition count 127538
Reduce places removed 18 places and 0 transitions.
Ensure Unique test removed 5 transitions
Reduce isomorphic transitions removed 5 transitions.
Iterating post reduction 1 with 23 rules applied. Total rules applied 2227 place count 1297 transition count 127533
Free-agglomeration rule applied 4 times.
Iterating global reduction 2 with 4 rules applied. Total rules applied 2231 place count 1297 transition count 127529
Reduce places removed 4 places and 0 transitions.
Ensure Unique test removed 16 transitions
Reduce isomorphic transitions removed 16 transitions.
Iterating post reduction 2 with 20 rules applied. Total rules applied 2251 place count 1293 transition count 127513
Free-agglomeration rule applied 1 times.
Iterating global reduction 3 with 1 rules applied. Total rules applied 2252 place count 1293 transition count 127512
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 3 with 1 rules applied. Total rules applied 2253 place count 1292 transition count 127512
Free-agglomeration rule (complex) applied 28 times with reduction of 527 identical transitions.
Iterating global reduction 4 with 28 rules applied. Total rules applied 2281 place count 1292 transition count 133085
Reduce places removed 28 places and 0 transitions.
Drop transitions removed 4 transitions
Ensure Unique test removed 804 transitions
Reduce isomorphic transitions removed 808 transitions.
Iterating post reduction 4 with 836 rules applied. Total rules applied 3117 place count 1264 transition count 132277
Applied a total of 3117 rules in 8479 ms. Remains 1264 /1345 variables (removed 81) and now considering 132277/129712 (removed -2565) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 8485 ms. Remains : 1264/1345 places, 132277/129712 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 1574 ms. (steps per millisecond=6 ) properties (out of 71) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 21 ms. (steps per millisecond=47 ) properties (out of 71) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 21 ms. (steps per millisecond=47 ) properties (out of 71) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 19 ms. (steps per millisecond=52 ) properties (out of 71) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 23 ms. (steps per millisecond=43 ) properties (out of 71) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 22 ms. (steps per millisecond=45 ) properties (out of 71) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 22 ms. (steps per millisecond=45 ) properties (out of 71) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 22 ms. (steps per millisecond=45 ) properties (out of 71) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 22 ms. (steps per millisecond=45 ) properties (out of 71) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 23 ms. (steps per millisecond=43 ) properties (out of 71) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 22 ms. (steps per millisecond=45 ) properties (out of 71) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 24 ms. (steps per millisecond=41 ) properties (out of 71) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 25 ms. (steps per millisecond=40 ) properties (out of 71) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 24 ms. (steps per millisecond=41 ) properties (out of 71) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 23 ms. (steps per millisecond=43 ) properties (out of 71) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 22 ms. (steps per millisecond=45 ) properties (out of 71) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 21 ms. (steps per millisecond=47 ) properties (out of 71) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 27 ms. (steps per millisecond=37 ) properties (out of 71) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 30 ms. (steps per millisecond=33 ) properties (out of 71) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 31 ms. (steps per millisecond=32 ) properties (out of 71) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 29 ms. (steps per millisecond=34 ) properties (out of 71) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 26 ms. (steps per millisecond=38 ) properties (out of 71) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 28 ms. (steps per millisecond=35 ) properties (out of 71) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 29 ms. (steps per millisecond=34 ) properties (out of 71) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 27 ms. (steps per millisecond=37 ) properties (out of 71) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 27 ms. (steps per millisecond=37 ) properties (out of 71) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 28 ms. (steps per millisecond=35 ) properties (out of 71) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 28 ms. (steps per millisecond=35 ) properties (out of 71) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 27 ms. (steps per millisecond=37 ) properties (out of 71) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 59 ms. (steps per millisecond=16 ) properties (out of 71) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 24 ms. (steps per millisecond=41 ) properties (out of 71) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 23 ms. (steps per millisecond=43 ) properties (out of 71) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 24 ms. (steps per millisecond=41 ) properties (out of 71) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 23 ms. (steps per millisecond=43 ) properties (out of 71) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 23 ms. (steps per millisecond=43 ) properties (out of 71) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 21 ms. (steps per millisecond=47 ) properties (out of 71) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 24 ms. (steps per millisecond=41 ) properties (out of 71) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 26 ms. (steps per millisecond=38 ) properties (out of 71) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 25 ms. (steps per millisecond=40 ) properties (out of 71) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 24 ms. (steps per millisecond=41 ) properties (out of 71) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 21 ms. (steps per millisecond=47 ) properties (out of 71) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 21 ms. (steps per millisecond=47 ) properties (out of 71) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 23 ms. (steps per millisecond=43 ) properties (out of 71) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 22 ms. (steps per millisecond=45 ) properties (out of 71) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 25 ms. (steps per millisecond=40 ) properties (out of 71) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 28 ms. (steps per millisecond=35 ) properties (out of 71) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 26 ms. (steps per millisecond=38 ) properties (out of 71) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 23 ms. (steps per millisecond=43 ) properties (out of 71) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 19 ms. (steps per millisecond=52 ) properties (out of 71) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 20 ms. (steps per millisecond=50 ) properties (out of 71) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 20 ms. (steps per millisecond=50 ) properties (out of 71) seen :0
Interrupted probabilistic random walk after 10410 steps, run timeout after 6005 ms. (steps per millisecond=1 ) properties seen :{}
Probabilistic random walk after 10410 steps, saw 8138 distinct states, run finished after 6006 ms. (steps per millisecond=1 ) properties seen :0
Running SMT prover for 71 properties.
[2023-03-17 02:33:35] [INFO ] Flow matrix only has 101227 transitions (discarded 31050 similar events)
// Phase 1: matrix 101227 rows 1264 cols
[2023-03-17 02:33:36] [INFO ] Computed 9 place invariants in 750 ms
[2023-03-17 02:33:37] [INFO ] [Real]Absence check using 9 positive place invariants in 15 ms returned sat
[2023-03-17 02:34:01] [INFO ] After 23063ms SMT Verify possible using state equation in real domain returned unsat :0 sat :4 real:66
[2023-03-17 02:34:02] [INFO ] State equation strengthened by 3593 read => feed constraints.
java.lang.RuntimeException: SMT solver raised an error when submitting script. Raised (error "Failed to assert expression: java.io.IOException: Stream close...
at fr.lip6.move.gal.structural.smt.SMTUtils.execAndCheckResult(SMTUtils.java:251)
at fr.lip6.move.gal.structural.smt.DeadlockTester.verifyPossible(DeadlockTester.java:642)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMTIncremental(DeadlockTester.java:339)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMT(DeadlockTester.java:223)
at fr.lip6.move.gal.application.solver.ReachabilitySolver.applyReductions(ReachabilitySolver.java:95)
at fr.lip6.move.gal.application.solver.logic.AtomicReducerSR.checkAtomicPropositionsLogic(AtomicReducerSR.java:105)
at fr.lip6.move.gal.application.solver.logic.AtomicReducerSR.strongReductions(AtomicReducerSR.java:44)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.preSolveForLogic(LTLPropertySolver.java:176)
at fr.lip6.move.gal.application.Application.startNoEx(Application.java:626)
at fr.lip6.move.gal.application.Application.start(Application.java:178)
at fr.lip6.move.gal.itscl.application.Application.start(Application.java:45)
at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:203)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:136)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:402)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:255)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:77)
at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
at java.base/java.lang.reflect.Method.invoke(Method.java:568)
at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:659)
at org.eclipse.equinox.launcher.Main.basicRun(Main.java:596)
at org.eclipse.equinox.launcher.Main.run(Main.java:1467)
at org.eclipse.equinox.launcher.Main.main(Main.java:1440)
[2023-03-17 02:34:02] [WARNING] SMT solver failed with error :SMT solver raised an error when submitting script.... while checking expressions.
[2023-03-17 02:34:02] [INFO ] After 26118ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0
Fused 71 Parikh solutions to 1 different solutions.
Parikh walk visited 0 properties in 0 ms.
Support contains 170 out of 1264 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 1264/1264 places, 132277/132277 transitions.
Applied a total of 0 rules in 794 ms. Remains 1264 /1264 variables (removed 0) and now considering 132277/132277 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 796 ms. Remains : 1264/1264 places, 132277/132277 transitions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 1264/1264 places, 132277/132277 transitions.
Applied a total of 0 rules in 722 ms. Remains 1264 /1264 variables (removed 0) and now considering 132277/132277 (removed 0) transitions.
[2023-03-17 02:34:03] [INFO ] Flow matrix only has 101227 transitions (discarded 31050 similar events)
[2023-03-17 02:34:03] [INFO ] Invariant cache hit.
[2023-03-17 02:34:07] [INFO ] Implicit Places using invariants in 3493 ms returned []
Implicit Place search using SMT only with invariants took 3498 ms to find 0 implicit places.
[2023-03-17 02:34:07] [INFO ] Flow matrix only has 101227 transitions (discarded 31050 similar events)
[2023-03-17 02:34:07] [INFO ] Invariant cache hit.
[2023-03-17 02:34:37] [INFO ] Performed 78629/132277 'is it Dead' test of which 0 returned DEAD in 30 seconds.
[2023-03-17 02:34:57] [INFO ] Dead Transitions using invariants and state equation in 50062 ms found 0 transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 54310 ms. Remains : 1264/1264 places, 132277/132277 transitions.
[2023-03-17 02:35:00] [INFO ] Flatten gal took : 3274 ms
[2023-03-17 02:35:04] [INFO ] Flatten gal took : 3030 ms
[2023-03-17 02:35:10] [INFO ] Input system was already deterministic with 129712 transitions.
Computed a total of 389 stabilizing places and 51386 stable transitions
Starting structural reductions in LTL mode, iteration 0 : 1345/1345 places, 129712/129712 transitions.
Applied a total of 0 rules in 225 ms. Remains 1345 /1345 variables (removed 0) and now considering 129712/129712 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 228 ms. Remains : 1345/1345 places, 129712/129712 transitions.
[2023-03-17 02:35:15] [INFO ] Flatten gal took : 2963 ms
[2023-03-17 02:35:18] [INFO ] Flatten gal took : 3587 ms
[2023-03-17 02:35:25] [INFO ] Input system was already deterministic with 129712 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 1345/1345 places, 129712/129712 transitions.
Performed 9 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 0 with 9 Pre rules applied. Total rules applied 0 place count 1345 transition count 129703
Deduced a syphon composed of 9 places in 54 ms
Reduce places removed 9 places and 0 transitions.
Iterating global reduction 0 with 18 rules applied. Total rules applied 18 place count 1336 transition count 129703
Performed 22 Post agglomeration using F-continuation condition.Transition count delta: 22
Deduced a syphon composed of 22 places in 61 ms
Reduce places removed 22 places and 0 transitions.
Iterating global reduction 0 with 44 rules applied. Total rules applied 62 place count 1314 transition count 129681
Applied a total of 62 rules in 2093 ms. Remains 1314 /1345 variables (removed 31) and now considering 129681/129712 (removed 31) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 2097 ms. Remains : 1314/1345 places, 129681/129712 transitions.
[2023-03-17 02:35:31] [INFO ] Flatten gal took : 3165 ms
[2023-03-17 02:35:35] [INFO ] Flatten gal took : 3663 ms
[2023-03-17 02:35:42] [INFO ] Input system was already deterministic with 129681 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 1345/1345 places, 129712/129712 transitions.
Reduce places removed 1 places and 1 transitions.
Performed 9 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 0 with 9 Pre rules applied. Total rules applied 0 place count 1344 transition count 129702
Deduced a syphon composed of 9 places in 65 ms
Reduce places removed 9 places and 0 transitions.
Iterating global reduction 0 with 18 rules applied. Total rules applied 18 place count 1335 transition count 129702
Performed 22 Post agglomeration using F-continuation condition.Transition count delta: 22
Deduced a syphon composed of 22 places in 66 ms
Reduce places removed 22 places and 0 transitions.
Iterating global reduction 0 with 44 rules applied. Total rules applied 62 place count 1313 transition count 129680
Applied a total of 62 rules in 1951 ms. Remains 1313 /1345 variables (removed 32) and now considering 129680/129712 (removed 32) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 1954 ms. Remains : 1313/1345 places, 129680/129712 transitions.
[2023-03-17 02:35:48] [INFO ] Flatten gal took : 3129 ms
[2023-03-17 02:35:51] [INFO ] Flatten gal took : 3535 ms
[2023-03-17 02:35:58] [INFO ] Input system was already deterministic with 129680 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1345/1345 places, 129712/129712 transitions.
Applied a total of 0 rules in 172 ms. Remains 1345 /1345 variables (removed 0) and now considering 129712/129712 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 174 ms. Remains : 1345/1345 places, 129712/129712 transitions.
[2023-03-17 02:36:02] [INFO ] Flatten gal took : 2898 ms
[2023-03-17 02:36:05] [INFO ] Flatten gal took : 3525 ms
[2023-03-17 02:36:12] [INFO ] Input system was already deterministic with 129712 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1345/1345 places, 129712/129712 transitions.
Applied a total of 0 rules in 209 ms. Remains 1345 /1345 variables (removed 0) and now considering 129712/129712 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 212 ms. Remains : 1345/1345 places, 129712/129712 transitions.
[2023-03-17 02:36:16] [INFO ] Flatten gal took : 3108 ms
[2023-03-17 02:36:19] [INFO ] Flatten gal took : 3495 ms
[2023-03-17 02:36:26] [INFO ] Input system was already deterministic with 129712 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 1345/1345 places, 129712/129712 transitions.
Reduce places removed 1 places and 1 transitions.
Performed 9 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 0 with 9 Pre rules applied. Total rules applied 0 place count 1344 transition count 129702
Deduced a syphon composed of 9 places in 61 ms
Reduce places removed 9 places and 0 transitions.
Iterating global reduction 0 with 18 rules applied. Total rules applied 18 place count 1335 transition count 129702
Performed 22 Post agglomeration using F-continuation condition.Transition count delta: 22
Deduced a syphon composed of 22 places in 63 ms
Reduce places removed 22 places and 0 transitions.
Iterating global reduction 0 with 44 rules applied. Total rules applied 62 place count 1313 transition count 129680
Applied a total of 62 rules in 1923 ms. Remains 1313 /1345 variables (removed 32) and now considering 129680/129712 (removed 32) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 1927 ms. Remains : 1313/1345 places, 129680/129712 transitions.
[2023-03-17 02:36:32] [INFO ] Flatten gal took : 2881 ms
[2023-03-17 02:36:35] [INFO ] Flatten gal took : 3254 ms
[2023-03-17 02:36:41] [INFO ] Input system was already deterministic with 129680 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1345/1345 places, 129712/129712 transitions.
Applied a total of 0 rules in 182 ms. Remains 1345 /1345 variables (removed 0) and now considering 129712/129712 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 184 ms. Remains : 1345/1345 places, 129712/129712 transitions.
[2023-03-17 02:36:45] [INFO ] Flatten gal took : 2959 ms
[2023-03-17 02:36:49] [INFO ] Flatten gal took : 3569 ms
[2023-03-17 02:36:56] [INFO ] Input system was already deterministic with 129712 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1345/1345 places, 129712/129712 transitions.
Applied a total of 0 rules in 171 ms. Remains 1345 /1345 variables (removed 0) and now considering 129712/129712 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 174 ms. Remains : 1345/1345 places, 129712/129712 transitions.
[2023-03-17 02:37:00] [INFO ] Flatten gal took : 3062 ms
[2023-03-17 02:37:03] [INFO ] Flatten gal took : 3450 ms
[2023-03-17 02:37:10] [INFO ] Input system was already deterministic with 129712 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1345/1345 places, 129712/129712 transitions.
Applied a total of 0 rules in 170 ms. Remains 1345 /1345 variables (removed 0) and now considering 129712/129712 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 174 ms. Remains : 1345/1345 places, 129712/129712 transitions.
[2023-03-17 02:37:14] [INFO ] Flatten gal took : 3134 ms
[2023-03-17 02:37:18] [INFO ] Flatten gal took : 3449 ms
[2023-03-17 02:37:25] [INFO ] Input system was already deterministic with 129712 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1345/1345 places, 129712/129712 transitions.
Applied a total of 0 rules in 187 ms. Remains 1345 /1345 variables (removed 0) and now considering 129712/129712 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 190 ms. Remains : 1345/1345 places, 129712/129712 transitions.
[2023-03-17 02:37:29] [INFO ] Flatten gal took : 3138 ms
[2023-03-17 02:37:32] [INFO ] Flatten gal took : 3287 ms
[2023-03-17 02:37:39] [INFO ] Input system was already deterministic with 129712 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1345/1345 places, 129712/129712 transitions.
Applied a total of 0 rules in 227 ms. Remains 1345 /1345 variables (removed 0) and now considering 129712/129712 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 231 ms. Remains : 1345/1345 places, 129712/129712 transitions.
[2023-03-17 02:37:43] [INFO ] Flatten gal took : 3061 ms
[2023-03-17 02:37:47] [INFO ] Flatten gal took : 3683 ms
[2023-03-17 02:37:54] [INFO ] Input system was already deterministic with 129712 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1345/1345 places, 129712/129712 transitions.
Applied a total of 0 rules in 176 ms. Remains 1345 /1345 variables (removed 0) and now considering 129712/129712 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 178 ms. Remains : 1345/1345 places, 129712/129712 transitions.
[2023-03-17 02:37:58] [INFO ] Flatten gal took : 3243 ms
[2023-03-17 02:38:01] [INFO ] Flatten gal took : 3576 ms
[2023-03-17 02:38:08] [INFO ] Input system was already deterministic with 129712 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1345/1345 places, 129712/129712 transitions.
Applied a total of 0 rules in 185 ms. Remains 1345 /1345 variables (removed 0) and now considering 129712/129712 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 187 ms. Remains : 1345/1345 places, 129712/129712 transitions.
[2023-03-17 02:38:12] [INFO ] Flatten gal took : 3174 ms
[2023-03-17 02:38:16] [INFO ] Flatten gal took : 3604 ms
[2023-03-17 02:38:23] [INFO ] Input system was already deterministic with 129712 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1345/1345 places, 129712/129712 transitions.
Applied a total of 0 rules in 213 ms. Remains 1345 /1345 variables (removed 0) and now considering 129712/129712 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 217 ms. Remains : 1345/1345 places, 129712/129712 transitions.
[2023-03-17 02:38:27] [INFO ] Flatten gal took : 3192 ms
[2023-03-17 02:38:30] [INFO ] Flatten gal took : 3440 ms
[2023-03-17 02:38:38] [INFO ] Input system was already deterministic with 129712 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1345/1345 places, 129712/129712 transitions.
Applied a total of 0 rules in 252 ms. Remains 1345 /1345 variables (removed 0) and now considering 129712/129712 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 256 ms. Remains : 1345/1345 places, 129712/129712 transitions.
[2023-03-17 02:38:42] [INFO ] Flatten gal took : 3114 ms
[2023-03-17 02:38:45] [INFO ] Flatten gal took : 3533 ms
[2023-03-17 02:38:52] [INFO ] Input system was already deterministic with 129712 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1345/1345 places, 129712/129712 transitions.
Applied a total of 0 rules in 174 ms. Remains 1345 /1345 variables (removed 0) and now considering 129712/129712 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 176 ms. Remains : 1345/1345 places, 129712/129712 transitions.
[2023-03-17 02:38:56] [INFO ] Flatten gal took : 3134 ms
[2023-03-17 02:39:00] [INFO ] Flatten gal took : 3606 ms
[2023-03-17 02:39:07] [INFO ] Input system was already deterministic with 129712 transitions.
[2023-03-17 02:39:11] [INFO ] Flatten gal took : 3496 ms
[2023-03-17 02:39:14] [INFO ] Flatten gal took : 3642 ms
[2023-03-17 02:39:14] [INFO ] Export to MCC of 16 properties in file /home/mcc/execution/CTLFireability.sr.xml took 4 ms.
[2023-03-17 02:39:15] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 1345 places, 129712 transitions and 516610 arcs took 290 ms.
Total runtime 472103 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT RERS2020-PT-pb104
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/375
CTLFireability
TIME LIMIT: Killed by timeout after 3600 seconds
MemTotal: 16393216 kB
MemFree: 183644 kB
After kill :
MemTotal: 16393216 kB
MemFree: 16281664 kB

BK_TIME_CONFINEMENT_REACHED

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/375/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/375/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/375/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:463
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:475
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 319 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 324 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 329 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 334 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 339 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 344 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 349 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 354 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 359 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 364 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 369 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 374 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 379 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 384 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 389 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 394 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 399 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 404 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 409 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 414 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 419 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 424 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 429 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 434 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 439 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 444 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 449 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 454 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 459 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 464 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 469 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 474 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 479 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 484 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 489 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 494 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 499 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 504 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 509 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 514 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 519 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 524 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 529 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 534 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 539 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 544 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 549 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 554 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 559 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 245.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 564 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 569 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 574 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 579 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 584 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 589 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 594 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 599 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 604 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 609 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 614 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 619 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 624 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 629 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 634 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 639 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 644 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 649 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 654 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 659 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 664 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 669 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 674 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 679 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 684 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 689 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 694 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 699 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 704 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 709 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 714 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 719 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 724 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 729 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 734 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 739 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 744 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 749 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 754 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 759 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 764 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 769 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 774 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 779 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 784 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 789 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 794 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 799 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 804 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 809 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 250.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 814 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 819 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 824 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 829 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 834 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 839 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 844 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 849 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 854 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 859 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 864 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 869 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 874 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 879 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 884 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 889 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 894 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 899 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 904 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 909 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 914 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 919 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 924 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 929 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 934 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 939 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 944 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 949 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 954 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 959 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 964 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 969 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 974 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 979 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 984 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 989 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 994 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 999 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1004 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1009 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1014 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1019 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1024 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1029 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1034 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1039 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1044 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1049 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1054 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1059 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1064 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1069 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1074 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 267.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1079 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1084 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1089 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1094 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1099 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1104 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1109 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1114 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1119 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1124 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1129 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1134 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1139 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1144 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1149 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1154 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1159 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1164 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1169 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1174 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1179 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1184 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1189 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1194 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1199 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1204 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1209 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1214 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1219 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1224 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1229 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1234 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1239 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1244 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1249 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1254 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1259 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1264 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1269 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1274 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1279 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1284 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1289 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1294 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1299 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1304 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1309 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1314 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1319 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 244.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1324 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1329 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1334 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1339 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1344 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1349 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1354 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1359 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1364 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1369 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1374 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1379 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1384 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1389 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1394 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1399 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1404 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1409 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1414 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1419 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1424 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1429 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1434 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1439 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1445 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1450 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1455 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1460 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1465 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1470 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1475 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1480 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1485 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1490 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1495 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1500 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1505 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1510 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1515 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1520 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1525 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1530 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1535 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1540 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1545 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1550 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1555 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 239.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1560 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1565 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1570 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1575 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1580 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1585 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1590 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1595 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1600 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1605 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1610 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1615 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1620 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1625 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1630 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1635 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1640 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1645 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1650 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1655 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1660 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1665 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1670 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1675 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1680 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1685 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1690 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1695 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1700 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1705 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1710 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1715 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1720 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1725 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1730 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1735 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1740 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1745 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1750 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1755 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1760 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1765 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1770 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1775 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1780 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1785 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1790 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1795 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1800 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1805 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1810 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1815 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1820 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1825 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1830 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1835 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1840 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1845 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1850 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1855 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 299.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1860 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1865 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1870 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1875 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1880 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1885 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1890 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1895 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1900 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1905 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1910 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1915 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1920 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1925 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1930 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1935 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1940 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1945 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1950 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1955 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1960 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1965 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1970 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1975 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1980 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1985 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1990 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1995 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2000 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2005 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2010 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2015 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2020 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2025 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2030 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2035 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2040 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2045 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2050 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2055 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2060 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2065 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2070 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2075 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2080 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2085 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2090 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2095 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2100 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2105 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2110 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2115 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 257.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2120 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2125 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2130 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2135 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2140 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2145 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2150 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2155 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2160 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2165 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2170 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2175 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2180 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2185 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2190 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2195 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2200 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2205 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2210 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2215 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2220 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2225 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2230 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2235 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2240 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2245 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2250 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2255 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2260 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2265 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2270 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2275 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2280 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2285 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2290 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2295 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2300 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2305 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2310 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2315 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2320 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2325 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2330 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2335 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2340 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 227.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2345 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2350 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2355 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2360 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2365 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2370 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2375 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2380 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2385 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2390 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2395 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2400 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2405 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2410 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2415 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2420 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2425 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2430 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2435 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2440 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2445 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2450 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2455 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2460 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2465 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2470 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2475 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2480 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2485 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2490 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2495 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2500 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2505 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2510 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2515 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2520 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2525 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2530 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2535 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2540 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2545 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2550 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2555 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2560 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2565 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2570 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 232.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2575 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2580 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2585 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2590 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2595 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2600 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2605 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2610 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2615 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2620 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2625 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2630 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2635 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2640 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2645 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2650 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2655 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2660 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2665 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2670 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2675 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2680 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2685 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2690 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2695 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2700 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2705 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2710 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2715 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2720 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2725 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2730 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2735 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2740 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2745 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2750 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2755 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2760 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2765 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 194.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2770 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2775 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2780 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2785 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2790 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2795 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2800 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2805 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2810 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2815 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2820 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2825 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2830 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2835 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2840 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2845 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2850 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2855 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2860 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2865 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2870 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2875 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2880 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2885 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2890 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2895 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2901 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2906 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2911 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2916 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2921 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2926 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2931 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2936 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2941 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2946 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2951 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2956 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2961 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 194.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2966 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2971 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2976 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2981 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2986 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2991 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2996 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3001 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3006 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3011 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3016 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3021 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3026 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3031 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3036 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3041 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3046 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3051 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3056 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3061 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3066 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3071 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3076 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3081 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3086 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3091 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3096 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3101 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3106 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3111 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3116 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb104-CTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-05: EU 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-06: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-07: DISJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb104-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb104-CTLFireability-11: AXAG 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb104-CTLFireability-15: DISJ 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3121 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: caught signal Terminated - aborting LoLA

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS2020-PT-pb104-CTLFireability-00: CONJ unknown CONJ
RERS2020-PT-pb104-CTLFireability-01: CTL unknown AGGR
RERS2020-PT-pb104-CTLFireability-02: CONJ unknown CONJ
RERS2020-PT-pb104-CTLFireability-03: CTL unknown AGGR
RERS2020-PT-pb104-CTLFireability-04: CTL unknown AGGR
RERS2020-PT-pb104-CTLFireability-05: EU unknown AGGR
RERS2020-PT-pb104-CTLFireability-06: CONJ unknown CONJ
RERS2020-PT-pb104-CTLFireability-07: DISJ unknown DISJ
RERS2020-PT-pb104-CTLFireability-08: CTL unknown AGGR
RERS2020-PT-pb104-CTLFireability-09: CTL unknown AGGR
RERS2020-PT-pb104-CTLFireability-10: CTL unknown AGGR
RERS2020-PT-pb104-CTLFireability-11: AXAG unknown AGGR
RERS2020-PT-pb104-CTLFireability-12: CTL unknown AGGR
RERS2020-PT-pb104-CTLFireability-13: CTL unknown AGGR
RERS2020-PT-pb104-CTLFireability-14: CTL unknown AGGR
RERS2020-PT-pb104-CTLFireability-15: DISJ unknown DISJ


Time elapsed: 3125 secs. Pages in use: 0