Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r327-tall-167889199300194.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
..................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is RERS17pb115-PT-7, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r327-tall-167889199300194
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 70M
-rw-r--r-- 1 mcc users 7.1K Feb 25 13:53 CTLCardinality.txt
-rw-r--r-- 1 mcc users 79K Feb 25 13:53 CTLCardinality.xml
-rw-r--r-- 1 mcc users 9.2K Feb 25 13:50 CTLFireability.txt
-rw-r--r-- 1 mcc users 70K Feb 25 13:50 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:41 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.4K Jan 29 11:41 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 4.0K Feb 25 16:39 LTLCardinality.txt
-rw-r--r-- 1 mcc users 28K Feb 25 16:39 LTLCardinality.xml
-rw-r--r-- 1 mcc users 3.1K Feb 25 16:39 LTLFireability.txt
-rw-r--r-- 1 mcc users 19K Feb 25 16:39 LTLFireability.xml
-rw-r--r-- 1 mcc users 11K Feb 25 14:02 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 105K Feb 25 14:02 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 9.1K Feb 25 13:58 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 55K Feb 25 13:58 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Feb 25 16:39 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Feb 25 16:39 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 equiv_col
-rw-r--r-- 1 mcc users 2 Mar 5 18:23 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 iscolored
-rw-r--r-- 1 mcc users 69M Mar 5 18:23 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME RERS17pb115-PT-7-CTLFireability-00
FORMULA_NAME RERS17pb115-PT-7-CTLFireability-01
FORMULA_NAME RERS17pb115-PT-7-CTLFireability-02
FORMULA_NAME RERS17pb115-PT-7-CTLFireability-03
FORMULA_NAME RERS17pb115-PT-7-CTLFireability-04
FORMULA_NAME RERS17pb115-PT-7-CTLFireability-05
FORMULA_NAME RERS17pb115-PT-7-CTLFireability-06
FORMULA_NAME RERS17pb115-PT-7-CTLFireability-07
FORMULA_NAME RERS17pb115-PT-7-CTLFireability-08
FORMULA_NAME RERS17pb115-PT-7-CTLFireability-09
FORMULA_NAME RERS17pb115-PT-7-CTLFireability-10
FORMULA_NAME RERS17pb115-PT-7-CTLFireability-11
FORMULA_NAME RERS17pb115-PT-7-CTLFireability-12
FORMULA_NAME RERS17pb115-PT-7-CTLFireability-13
FORMULA_NAME RERS17pb115-PT-7-CTLFireability-14
FORMULA_NAME RERS17pb115-PT-7-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1679000859385

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=RERS17pb115-PT-7
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-16 21:07:41] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-16 21:07:41] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-16 21:07:43] [INFO ] Load time of PNML (sax parser for PT used): 1942 ms
[2023-03-16 21:07:43] [INFO ] Transformed 1399 places.
[2023-03-16 21:07:43] [INFO ] Transformed 144369 transitions.
[2023-03-16 21:07:43] [INFO ] Parsed PT model containing 1399 places and 144369 transitions and 577414 arcs in 2598 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 74 ms.
Support contains 283 out of 1399 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 1399/1399 places, 144369/144369 transitions.
Ensure Unique test removed 18 places
Iterating post reduction 0 with 18 rules applied. Total rules applied 18 place count 1381 transition count 144369
Applied a total of 18 rules in 1006 ms. Remains 1381 /1399 variables (removed 18) and now considering 144369/144369 (removed 0) transitions.
[2023-03-16 21:07:45] [INFO ] Flow matrix only has 81238 transitions (discarded 63131 similar events)
// Phase 1: matrix 81238 rows 1381 cols
[2023-03-16 21:07:46] [INFO ] Computed 19 place invariants in 520 ms
[2023-03-16 21:07:53] [INFO ] Implicit Places using invariants in 7226 ms returned []
Implicit Place search using SMT only with invariants took 7258 ms to find 0 implicit places.
[2023-03-16 21:07:53] [INFO ] Flow matrix only has 81238 transitions (discarded 63131 similar events)
[2023-03-16 21:07:53] [INFO ] Invariant cache hit.
[2023-03-16 21:08:23] [INFO ] Performed 92558/144369 'is it Dead' test of which 0 returned DEAD in 30 seconds.
[2023-03-16 21:08:40] [INFO ] Dead Transitions using invariants and state equation in 47190 ms found 0 transitions.
Starting structural reductions in LTL mode, iteration 1 : 1381/1399 places, 144369/144369 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 55478 ms. Remains : 1381/1399 places, 144369/144369 transitions.
Support contains 283 out of 1381 places after structural reductions.
[2023-03-16 21:08:45] [INFO ] Flatten gal took : 4137 ms
[2023-03-16 21:08:49] [INFO ] Flatten gal took : 3692 ms
[2023-03-16 21:08:56] [INFO ] Input system was already deterministic with 144369 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 1402 ms. (steps per millisecond=7 ) properties (out of 129) seen :15
Incomplete Best-First random walk after 101 steps, including 2 resets, run finished after 15 ms. (steps per millisecond=6 ) properties (out of 114) seen :0
Incomplete Best-First random walk after 101 steps, including 2 resets, run finished after 19 ms. (steps per millisecond=5 ) properties (out of 114) seen :0
Incomplete Best-First random walk after 100 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=9 ) properties (out of 114) seen :0
Incomplete Best-First random walk after 101 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=8 ) properties (out of 114) seen :0
Incomplete Best-First random walk after 101 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=7 ) properties (out of 114) seen :0
Incomplete Best-First random walk after 101 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=9 ) properties (out of 114) seen :0
Incomplete Best-First random walk after 101 steps, including 2 resets, run finished after 190 ms. (steps per millisecond=0 ) properties (out of 114) seen :0
Incomplete Best-First random walk after 101 steps, including 2 resets, run finished after 21 ms. (steps per millisecond=4 ) properties (out of 114) seen :0
Incomplete Best-First random walk after 101 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=7 ) properties (out of 114) seen :0
Incomplete Best-First random walk after 101 steps, including 2 resets, run finished after 14 ms. (steps per millisecond=7 ) properties (out of 114) seen :0
Incomplete Best-First random walk after 101 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=7 ) properties (out of 114) seen :0
Incomplete Best-First random walk after 101 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=7 ) properties (out of 114) seen :0
Incomplete Best-First random walk after 101 steps, including 2 resets, run finished after 14 ms. (steps per millisecond=7 ) properties (out of 114) seen :0
Incomplete Best-First random walk after 101 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=8 ) properties (out of 114) seen :0
Incomplete Best-First random walk after 100 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=7 ) properties (out of 114) seen :0
Incomplete Best-First random walk after 101 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=8 ) properties (out of 114) seen :0
Incomplete Best-First random walk after 101 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=8 ) properties (out of 114) seen :0
Incomplete Best-First random walk after 100 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=8 ) properties (out of 114) seen :0
Incomplete Best-First random walk after 101 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=8 ) properties (out of 114) seen :0
Incomplete Best-First random walk after 100 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=8 ) properties (out of 114) seen :0
Incomplete Best-First random walk after 101 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=7 ) properties (out of 114) seen :0
Incomplete Best-First random walk after 101 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=8 ) properties (out of 114) seen :0
Incomplete Best-First random walk after 101 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=7 ) properties (out of 114) seen :0
Incomplete Best-First random walk after 101 steps, including 2 resets, run finished after 14 ms. (steps per millisecond=7 ) properties (out of 114) seen :0
Incomplete Best-First random walk after 101 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=7 ) properties (out of 114) seen :0
Incomplete Best-First random walk after 101 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=7 ) properties (out of 114) seen :0
Incomplete Best-First random walk after 101 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=8 ) properties (out of 114) seen :0
Incomplete Best-First random walk after 101 steps, including 2 resets, run finished after 15 ms. (steps per millisecond=6 ) properties (out of 114) seen :0
Incomplete Best-First random walk after 101 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=8 ) properties (out of 114) seen :0
Incomplete Best-First random walk after 101 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=7 ) properties (out of 114) seen :0
Incomplete Best-First random walk after 101 steps, including 2 resets, run finished after 14 ms. (steps per millisecond=7 ) properties (out of 114) seen :0
Incomplete Best-First random walk after 101 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=7 ) properties (out of 114) seen :0
Incomplete Best-First random walk after 101 steps, including 2 resets, run finished after 14 ms. (steps per millisecond=7 ) properties (out of 114) seen :0
Incomplete Best-First random walk after 101 steps, including 2 resets, run finished after 14 ms. (steps per millisecond=7 ) properties (out of 114) seen :0
Incomplete Best-First random walk after 100 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=7 ) properties (out of 114) seen :0
Incomplete Best-First random walk after 101 steps, including 2 resets, run finished after 27 ms. (steps per millisecond=3 ) properties (out of 114) seen :0
Incomplete Best-First random walk after 101 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=7 ) properties (out of 114) seen :0
Incomplete Best-First random walk after 101 steps, including 2 resets, run finished after 20 ms. (steps per millisecond=5 ) properties (out of 114) seen :0
Incomplete Best-First random walk after 101 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=8 ) properties (out of 114) seen :0
Incomplete Best-First random walk after 101 steps, including 2 resets, run finished after 14 ms. (steps per millisecond=7 ) properties (out of 114) seen :0
Incomplete Best-First random walk after 101 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=7 ) properties (out of 114) seen :0
Incomplete Best-First random walk after 101 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=7 ) properties (out of 114) seen :0
Incomplete Best-First random walk after 101 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=7 ) properties (out of 114) seen :0
Incomplete Best-First random walk after 101 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=7 ) properties (out of 114) seen :0
Incomplete Best-First random walk after 101 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=7 ) properties (out of 114) seen :0
Incomplete Best-First random walk after 101 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=7 ) properties (out of 114) seen :0
Incomplete Best-First random walk after 100 steps, including 2 resets, run finished after 14 ms. (steps per millisecond=7 ) properties (out of 114) seen :0
Incomplete Best-First random walk after 101 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=8 ) properties (out of 114) seen :0
Incomplete Best-First random walk after 100 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=7 ) properties (out of 114) seen :0
Incomplete Best-First random walk after 101 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=7 ) properties (out of 114) seen :0
Running SMT prover for 114 properties.
[2023-03-16 21:08:59] [INFO ] Flow matrix only has 81238 transitions (discarded 63131 similar events)
[2023-03-16 21:08:59] [INFO ] Invariant cache hit.
[2023-03-16 21:09:02] [INFO ] [Real]Absence check using 19 positive place invariants in 18 ms returned sat
[2023-03-16 21:09:03] [INFO ] After 3410ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:114
[2023-03-16 21:09:05] [INFO ] [Nat]Absence check using 19 positive place invariants in 18 ms returned sat
[2023-03-16 21:09:28] [INFO ] After 20175ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :114
[2023-03-16 21:09:29] [INFO ] State equation strengthened by 2277 read => feed constraints.
java.lang.RuntimeException: SMT solver raised an error when submitting script. Raised (error "Failed to assert expression: java.io.IOException: Stream close...
at fr.lip6.move.gal.structural.smt.SMTUtils.execAndCheckResult(SMTUtils.java:251)
at fr.lip6.move.gal.structural.smt.DeadlockTester.verifyPossible(DeadlockTester.java:642)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMTIncremental(DeadlockTester.java:350)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMT(DeadlockTester.java:223)
at fr.lip6.move.gal.application.solver.ReachabilitySolver.applyReductions(ReachabilitySolver.java:95)
at fr.lip6.move.gal.application.solver.logic.AtomicReducerSR.checkAtomicPropositionsLogic(AtomicReducerSR.java:105)
at fr.lip6.move.gal.application.solver.logic.AtomicReducerSR.strongReductions(AtomicReducerSR.java:44)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.preSolveForLogic(LTLPropertySolver.java:176)
at fr.lip6.move.gal.application.Application.startNoEx(Application.java:626)
at fr.lip6.move.gal.application.Application.start(Application.java:178)
at fr.lip6.move.gal.itscl.application.Application.start(Application.java:45)
at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:203)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:136)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:402)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:255)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:77)
at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
at java.base/java.lang.reflect.Method.invoke(Method.java:568)
at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:659)
at org.eclipse.equinox.launcher.Main.basicRun(Main.java:596)
at org.eclipse.equinox.launcher.Main.run(Main.java:1467)
at org.eclipse.equinox.launcher.Main.main(Main.java:1440)
[2023-03-16 21:09:29] [WARNING] SMT solver failed with error :SMT solver raised an error when submitting script.... while checking expressions.
[2023-03-16 21:09:29] [INFO ] After 26341ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :0 real:114
Fused 114 Parikh solutions to 1 different solutions.
Parikh walk visited 0 properties in 0 ms.
Support contains 248 out of 1381 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 1381/1381 places, 144369/144369 transitions.
Reduce places removed 1 places and 1 transitions.
Iterating global reduction 0 with 1 rules applied. Total rules applied 1 place count 1380 transition count 144368
Applied a total of 1 rules in 2271 ms. Remains 1380 /1381 variables (removed 1) and now considering 144368/144369 (removed 1) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 2275 ms. Remains : 1380/1381 places, 144368/144369 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 1196 ms. (steps per millisecond=8 ) properties (out of 114) seen :6
Incomplete Best-First random walk after 100 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=7 ) properties (out of 108) seen :0
Incomplete Best-First random walk after 101 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=8 ) properties (out of 108) seen :0
Incomplete Best-First random walk after 101 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=9 ) properties (out of 108) seen :0
Incomplete Best-First random walk after 101 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=9 ) properties (out of 108) seen :0
Incomplete Best-First random walk after 101 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=9 ) properties (out of 108) seen :0
Incomplete Best-First random walk after 101 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=8 ) properties (out of 108) seen :0
Incomplete Best-First random walk after 101 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=9 ) properties (out of 108) seen :0
Incomplete Best-First random walk after 101 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=8 ) properties (out of 108) seen :0
Incomplete Best-First random walk after 101 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=9 ) properties (out of 108) seen :0
Incomplete Best-First random walk after 100 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=9 ) properties (out of 108) seen :0
Incomplete Best-First random walk after 101 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=8 ) properties (out of 108) seen :0
Incomplete Best-First random walk after 101 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=9 ) properties (out of 108) seen :0
Incomplete Best-First random walk after 101 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=9 ) properties (out of 108) seen :0
Incomplete Best-First random walk after 101 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=8 ) properties (out of 108) seen :0
Incomplete Best-First random walk after 101 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=9 ) properties (out of 108) seen :0
Incomplete Best-First random walk after 101 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=8 ) properties (out of 108) seen :0
Incomplete Best-First random walk after 100 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=9 ) properties (out of 108) seen :0
Incomplete Best-First random walk after 101 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=9 ) properties (out of 108) seen :0
Incomplete Best-First random walk after 101 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=9 ) properties (out of 108) seen :0
Incomplete Best-First random walk after 101 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=9 ) properties (out of 108) seen :0
Incomplete Best-First random walk after 101 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=9 ) properties (out of 108) seen :0
Incomplete Best-First random walk after 101 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=8 ) properties (out of 108) seen :0
Incomplete Best-First random walk after 101 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=9 ) properties (out of 108) seen :0
Incomplete Best-First random walk after 101 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=9 ) properties (out of 108) seen :0
Incomplete Best-First random walk after 101 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=9 ) properties (out of 108) seen :0
Incomplete Best-First random walk after 101 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=9 ) properties (out of 108) seen :0
Incomplete Best-First random walk after 101 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=8 ) properties (out of 108) seen :0
Incomplete Best-First random walk after 100 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=9 ) properties (out of 108) seen :0
Incomplete Best-First random walk after 101 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=9 ) properties (out of 108) seen :0
Incomplete Best-First random walk after 101 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=9 ) properties (out of 108) seen :0
Incomplete Best-First random walk after 101 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=9 ) properties (out of 108) seen :0
Incomplete Best-First random walk after 101 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=8 ) properties (out of 108) seen :0
Incomplete Best-First random walk after 101 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=9 ) properties (out of 108) seen :0
Incomplete Best-First random walk after 101 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=8 ) properties (out of 108) seen :0
Incomplete Best-First random walk after 101 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=9 ) properties (out of 108) seen :0
Incomplete Best-First random walk after 101 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=8 ) properties (out of 108) seen :0
Incomplete Best-First random walk after 101 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=9 ) properties (out of 108) seen :0
Incomplete Best-First random walk after 100 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=9 ) properties (out of 108) seen :0
Incomplete Best-First random walk after 101 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=9 ) properties (out of 108) seen :0
Incomplete Best-First random walk after 100 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=9 ) properties (out of 108) seen :0
Incomplete Best-First random walk after 100 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=8 ) properties (out of 108) seen :0
Incomplete Best-First random walk after 101 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=9 ) properties (out of 108) seen :0
Incomplete Best-First random walk after 101 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=8 ) properties (out of 108) seen :0
Incomplete Best-First random walk after 101 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=9 ) properties (out of 108) seen :0
Incomplete Best-First random walk after 101 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=9 ) properties (out of 108) seen :0
Incomplete Best-First random walk after 101 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=9 ) properties (out of 108) seen :0
Incomplete Best-First random walk after 101 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=9 ) properties (out of 108) seen :0
Incomplete Best-First random walk after 100 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=8 ) properties (out of 108) seen :0
Incomplete Best-First random walk after 101 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=9 ) properties (out of 108) seen :0
Incomplete Best-First random walk after 101 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=9 ) properties (out of 108) seen :0
Interrupted probabilistic random walk after 2519 steps, run timeout after 3006 ms. (steps per millisecond=0 ) properties seen :{}
Probabilistic random walk after 2519 steps, saw 2145 distinct states, run finished after 3007 ms. (steps per millisecond=0 ) properties seen :0
Running SMT prover for 108 properties.
[2023-03-16 21:09:37] [INFO ] Flow matrix only has 81237 transitions (discarded 63131 similar events)
// Phase 1: matrix 81237 rows 1380 cols
[2023-03-16 21:09:37] [INFO ] Computed 19 place invariants in 387 ms
[2023-03-16 21:09:40] [INFO ] [Real]Absence check using 19 positive place invariants in 16 ms returned sat
[2023-03-16 21:09:40] [INFO ] After 3265ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:108
[2023-03-16 21:09:43] [INFO ] [Nat]Absence check using 19 positive place invariants in 14 ms returned sat
[2023-03-16 21:10:05] [INFO ] After 20703ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :108
[2023-03-16 21:10:07] [INFO ] State equation strengthened by 741 read => feed constraints.
java.lang.RuntimeException: SMT solver raised an error when submitting script. Raised (error "Failed to assert expression: java.io.IOException: Stream close...
at fr.lip6.move.gal.structural.smt.SMTUtils.execAndCheckResult(SMTUtils.java:251)
at fr.lip6.move.gal.structural.smt.DeadlockTester.verifyPossible(DeadlockTester.java:642)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMTIncremental(DeadlockTester.java:350)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMT(DeadlockTester.java:223)
at fr.lip6.move.gal.application.solver.ReachabilitySolver.applyReductions(ReachabilitySolver.java:95)
at fr.lip6.move.gal.application.solver.logic.AtomicReducerSR.checkAtomicPropositionsLogic(AtomicReducerSR.java:105)
at fr.lip6.move.gal.application.solver.logic.AtomicReducerSR.strongReductions(AtomicReducerSR.java:44)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.preSolveForLogic(LTLPropertySolver.java:176)
at fr.lip6.move.gal.application.Application.startNoEx(Application.java:626)
at fr.lip6.move.gal.application.Application.start(Application.java:178)
at fr.lip6.move.gal.itscl.application.Application.start(Application.java:45)
at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:203)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:136)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:402)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:255)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:77)
at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
at java.base/java.lang.reflect.Method.invoke(Method.java:568)
at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:659)
at org.eclipse.equinox.launcher.Main.basicRun(Main.java:596)
at org.eclipse.equinox.launcher.Main.run(Main.java:1467)
at org.eclipse.equinox.launcher.Main.main(Main.java:1440)
[2023-03-16 21:10:07] [WARNING] SMT solver failed with error :SMT solver raised an error when submitting script.... while checking expressions.
[2023-03-16 21:10:07] [INFO ] After 26194ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :0 real:108
Fused 108 Parikh solutions to 1 different solutions.
Parikh walk visited 0 properties in 0 ms.
Support contains 234 out of 1380 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 1380/1380 places, 144368/144368 transitions.
Applied a total of 0 rules in 1024 ms. Remains 1380 /1380 variables (removed 0) and now considering 144368/144368 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 1024 ms. Remains : 1380/1380 places, 144368/144368 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 1045 ms. (steps per millisecond=9 ) properties (out of 108) seen :1
Incomplete Best-First random walk after 101 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=9 ) properties (out of 107) seen :0
Incomplete Best-First random walk after 100 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=9 ) properties (out of 107) seen :0
Incomplete Best-First random walk after 101 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=10 ) properties (out of 107) seen :0
Incomplete Best-First random walk after 100 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=7 ) properties (out of 107) seen :0
Incomplete Best-First random walk after 101 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=8 ) properties (out of 107) seen :0
Incomplete Best-First random walk after 101 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=9 ) properties (out of 107) seen :0
Incomplete Best-First random walk after 101 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=8 ) properties (out of 107) seen :0
Incomplete Best-First random walk after 101 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=9 ) properties (out of 107) seen :0
Incomplete Best-First random walk after 101 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=9 ) properties (out of 107) seen :0
Incomplete Best-First random walk after 100 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=8 ) properties (out of 107) seen :0
Incomplete Best-First random walk after 101 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=9 ) properties (out of 107) seen :0
Incomplete Best-First random walk after 100 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=9 ) properties (out of 107) seen :0
Incomplete Best-First random walk after 101 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=8 ) properties (out of 107) seen :0
Incomplete Best-First random walk after 101 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=8 ) properties (out of 107) seen :0
Incomplete Best-First random walk after 100 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=9 ) properties (out of 107) seen :0
Incomplete Best-First random walk after 101 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=9 ) properties (out of 107) seen :0
Incomplete Best-First random walk after 101 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=9 ) properties (out of 107) seen :0
Incomplete Best-First random walk after 101 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=9 ) properties (out of 107) seen :0
Incomplete Best-First random walk after 101 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=10 ) properties (out of 107) seen :0
Incomplete Best-First random walk after 101 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=10 ) properties (out of 107) seen :0
Incomplete Best-First random walk after 101 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=9 ) properties (out of 107) seen :0
Incomplete Best-First random walk after 101 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=9 ) properties (out of 107) seen :0
Incomplete Best-First random walk after 101 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=9 ) properties (out of 107) seen :0
Incomplete Best-First random walk after 101 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=9 ) properties (out of 107) seen :0
Incomplete Best-First random walk after 100 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=8 ) properties (out of 107) seen :0
Incomplete Best-First random walk after 101 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=9 ) properties (out of 107) seen :0
Incomplete Best-First random walk after 100 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=9 ) properties (out of 107) seen :0
Incomplete Best-First random walk after 101 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=9 ) properties (out of 107) seen :0
Incomplete Best-First random walk after 101 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=9 ) properties (out of 107) seen :0
Incomplete Best-First random walk after 101 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=9 ) properties (out of 107) seen :0
Incomplete Best-First random walk after 101 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=9 ) properties (out of 107) seen :0
Incomplete Best-First random walk after 101 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=9 ) properties (out of 107) seen :0
Incomplete Best-First random walk after 101 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=9 ) properties (out of 107) seen :0
Incomplete Best-First random walk after 101 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=9 ) properties (out of 107) seen :0
Incomplete Best-First random walk after 101 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=9 ) properties (out of 107) seen :0
Incomplete Best-First random walk after 101 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=9 ) properties (out of 107) seen :0
Incomplete Best-First random walk after 101 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=9 ) properties (out of 107) seen :0
Incomplete Best-First random walk after 100 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=9 ) properties (out of 107) seen :0
Incomplete Best-First random walk after 101 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=8 ) properties (out of 107) seen :0
Incomplete Best-First random walk after 101 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=9 ) properties (out of 107) seen :0
Incomplete Best-First random walk after 101 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=9 ) properties (out of 107) seen :0
Incomplete Best-First random walk after 101 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=9 ) properties (out of 107) seen :0
Incomplete Best-First random walk after 101 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=9 ) properties (out of 107) seen :0
Incomplete Best-First random walk after 101 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=9 ) properties (out of 107) seen :0
Incomplete Best-First random walk after 101 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=9 ) properties (out of 107) seen :0
Incomplete Best-First random walk after 101 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=9 ) properties (out of 107) seen :0
Incomplete Best-First random walk after 100 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=9 ) properties (out of 107) seen :0
Incomplete Best-First random walk after 101 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=9 ) properties (out of 107) seen :0
Incomplete Best-First random walk after 101 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=9 ) properties (out of 107) seen :0
Incomplete Best-First random walk after 101 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=9 ) properties (out of 107) seen :0
Interrupted probabilistic random walk after 2861 steps, run timeout after 3003 ms. (steps per millisecond=0 ) properties seen :{}
Probabilistic random walk after 2861 steps, saw 2435 distinct states, run finished after 3003 ms. (steps per millisecond=0 ) properties seen :0
Running SMT prover for 107 properties.
[2023-03-16 21:10:13] [INFO ] Flow matrix only has 81237 transitions (discarded 63131 similar events)
[2023-03-16 21:10:13] [INFO ] Invariant cache hit.
[2023-03-16 21:10:15] [INFO ] [Real]Absence check using 19 positive place invariants in 16 ms returned sat
[2023-03-16 21:10:16] [INFO ] After 2883ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:107
[2023-03-16 21:10:18] [INFO ] [Nat]Absence check using 19 positive place invariants in 15 ms returned sat
[2023-03-16 21:10:41] [INFO ] After 20063ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :107
[2023-03-16 21:10:42] [INFO ] State equation strengthened by 741 read => feed constraints.
java.lang.RuntimeException: SMT solver raised an error when submitting script. Raised (error "Failed to assert expression: java.io.IOException: Stream close...
at fr.lip6.move.gal.structural.smt.SMTUtils.execAndCheckResult(SMTUtils.java:251)
at fr.lip6.move.gal.structural.smt.DeadlockTester.verifyPossible(DeadlockTester.java:642)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMTIncremental(DeadlockTester.java:350)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMT(DeadlockTester.java:223)
at fr.lip6.move.gal.application.solver.ReachabilitySolver.applyReductions(ReachabilitySolver.java:95)
at fr.lip6.move.gal.application.solver.logic.AtomicReducerSR.checkAtomicPropositionsLogic(AtomicReducerSR.java:105)
at fr.lip6.move.gal.application.solver.logic.AtomicReducerSR.strongReductions(AtomicReducerSR.java:44)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.preSolveForLogic(LTLPropertySolver.java:176)
at fr.lip6.move.gal.application.Application.startNoEx(Application.java:626)
at fr.lip6.move.gal.application.Application.start(Application.java:178)
at fr.lip6.move.gal.itscl.application.Application.start(Application.java:45)
at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:203)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:136)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:402)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:255)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:77)
at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
at java.base/java.lang.reflect.Method.invoke(Method.java:568)
at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:659)
at org.eclipse.equinox.launcher.Main.basicRun(Main.java:596)
at org.eclipse.equinox.launcher.Main.run(Main.java:1467)
at org.eclipse.equinox.launcher.Main.main(Main.java:1440)
[2023-03-16 21:10:42] [WARNING] SMT solver failed with error :SMT solver raised an error when submitting script.... while checking expressions.
[2023-03-16 21:10:42] [INFO ] After 26008ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :0 real:107
Fused 107 Parikh solutions to 1 different solutions.
Parikh walk visited 0 properties in 0 ms.
Support contains 229 out of 1380 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 1380/1380 places, 144368/144368 transitions.
Applied a total of 0 rules in 1225 ms. Remains 1380 /1380 variables (removed 0) and now considering 144368/144368 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 1226 ms. Remains : 1380/1380 places, 144368/144368 transitions.
[2023-03-16 21:10:47] [INFO ] Flatten gal took : 3408 ms
[2023-03-16 21:10:51] [INFO ] Flatten gal took : 3564 ms
[2023-03-16 21:10:58] [INFO ] Input system was already deterministic with 144369 transitions.
Computed a total of 1 stabilizing places and 1 stable transitions
Starting structural reductions in LTL mode, iteration 0 : 1381/1381 places, 144369/144369 transitions.
Applied a total of 0 rules in 434 ms. Remains 1381 /1381 variables (removed 0) and now considering 144369/144369 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 437 ms. Remains : 1381/1381 places, 144369/144369 transitions.
[2023-03-16 21:11:02] [INFO ] Flatten gal took : 3134 ms
[2023-03-16 21:11:06] [INFO ] Flatten gal took : 3598 ms
[2023-03-16 21:11:12] [INFO ] Input system was already deterministic with 144369 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 1381/1381 places, 144369/144369 transitions.
Reduce places removed 1 places and 1 transitions.
Applied a total of 0 rules in 1217 ms. Remains 1380 /1381 variables (removed 1) and now considering 144368/144369 (removed 1) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 1220 ms. Remains : 1380/1381 places, 144368/144369 transitions.
[2023-03-16 21:11:17] [INFO ] Flatten gal took : 3215 ms
[2023-03-16 21:11:21] [INFO ] Flatten gal took : 3745 ms
[2023-03-16 21:11:28] [INFO ] Input system was already deterministic with 144368 transitions.
Finished random walk after 1750 steps, including 0 resets, run visited all 1 properties in 113 ms. (steps per millisecond=15 )
FORMULA RERS17pb115-PT-7-CTLFireability-01 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
Starting structural reductions in SI_CTL mode, iteration 0 : 1381/1381 places, 144369/144369 transitions.
Reduce places removed 1 places and 1 transitions.
Applied a total of 0 rules in 1006 ms. Remains 1380 /1381 variables (removed 1) and now considering 144368/144369 (removed 1) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 1008 ms. Remains : 1380/1381 places, 144368/144369 transitions.
[2023-03-16 21:11:33] [INFO ] Flatten gal took : 3146 ms
[2023-03-16 21:11:36] [INFO ] Flatten gal took : 3595 ms
[2023-03-16 21:11:45] [INFO ] Input system was already deterministic with 144368 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1381/1381 places, 144369/144369 transitions.
Applied a total of 0 rules in 532 ms. Remains 1381 /1381 variables (removed 0) and now considering 144369/144369 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 538 ms. Remains : 1381/1381 places, 144369/144369 transitions.
[2023-03-16 21:11:50] [INFO ] Flatten gal took : 3515 ms
[2023-03-16 21:11:54] [INFO ] Flatten gal took : 4329 ms
[2023-03-16 21:12:01] [INFO ] Input system was already deterministic with 144369 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 1381/1381 places, 144369/144369 transitions.
Reduce places removed 1 places and 1 transitions.
Applied a total of 0 rules in 1021 ms. Remains 1380 /1381 variables (removed 1) and now considering 144368/144369 (removed 1) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 1026 ms. Remains : 1380/1381 places, 144368/144369 transitions.
[2023-03-16 21:12:06] [INFO ] Flatten gal took : 3132 ms
[2023-03-16 21:12:10] [INFO ] Flatten gal took : 3627 ms
[2023-03-16 21:12:17] [INFO ] Input system was already deterministic with 144368 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1381/1381 places, 144369/144369 transitions.
Applied a total of 0 rules in 493 ms. Remains 1381 /1381 variables (removed 0) and now considering 144369/144369 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 497 ms. Remains : 1381/1381 places, 144369/144369 transitions.
[2023-03-16 21:12:21] [INFO ] Flatten gal took : 3173 ms
[2023-03-16 21:12:25] [INFO ] Flatten gal took : 3572 ms
[2023-03-16 21:12:31] [INFO ] Input system was already deterministic with 144369 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1381/1381 places, 144369/144369 transitions.
Applied a total of 0 rules in 534 ms. Remains 1381 /1381 variables (removed 0) and now considering 144369/144369 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 539 ms. Remains : 1381/1381 places, 144369/144369 transitions.
[2023-03-16 21:12:36] [INFO ] Flatten gal took : 3464 ms
[2023-03-16 21:12:40] [INFO ] Flatten gal took : 3560 ms
[2023-03-16 21:12:46] [INFO ] Input system was already deterministic with 144369 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1381/1381 places, 144369/144369 transitions.
Applied a total of 0 rules in 437 ms. Remains 1381 /1381 variables (removed 0) and now considering 144369/144369 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 439 ms. Remains : 1381/1381 places, 144369/144369 transitions.
[2023-03-16 21:12:51] [INFO ] Flatten gal took : 3173 ms
[2023-03-16 21:12:54] [INFO ] Flatten gal took : 3692 ms
[2023-03-16 21:13:01] [INFO ] Input system was already deterministic with 144369 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 1381/1381 places, 144369/144369 transitions.
Reduce places removed 1 places and 1 transitions.
Applied a total of 0 rules in 969 ms. Remains 1380 /1381 variables (removed 1) and now considering 144368/144369 (removed 1) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 973 ms. Remains : 1380/1381 places, 144368/144369 transitions.
[2023-03-16 21:13:06] [INFO ] Flatten gal took : 3158 ms
[2023-03-16 21:13:09] [INFO ] Flatten gal took : 3571 ms
[2023-03-16 21:13:16] [INFO ] Input system was already deterministic with 144368 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1381/1381 places, 144369/144369 transitions.
Applied a total of 0 rules in 469 ms. Remains 1381 /1381 variables (removed 0) and now considering 144369/144369 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 474 ms. Remains : 1381/1381 places, 144369/144369 transitions.
[2023-03-16 21:13:20] [INFO ] Flatten gal took : 3170 ms
[2023-03-16 21:13:23] [INFO ] Flatten gal took : 3616 ms
[2023-03-16 21:13:30] [INFO ] Input system was already deterministic with 144369 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1381/1381 places, 144369/144369 transitions.
Applied a total of 0 rules in 442 ms. Remains 1381 /1381 variables (removed 0) and now considering 144369/144369 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 445 ms. Remains : 1381/1381 places, 144369/144369 transitions.
[2023-03-16 21:13:34] [INFO ] Flatten gal took : 3147 ms
[2023-03-16 21:13:37] [INFO ] Flatten gal took : 3467 ms
[2023-03-16 21:13:44] [INFO ] Input system was already deterministic with 144369 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1381/1381 places, 144369/144369 transitions.
Applied a total of 0 rules in 437 ms. Remains 1381 /1381 variables (removed 0) and now considering 144369/144369 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 452 ms. Remains : 1381/1381 places, 144369/144369 transitions.
[2023-03-16 21:13:48] [INFO ] Flatten gal took : 3103 ms
[2023-03-16 21:13:51] [INFO ] Flatten gal took : 3548 ms
[2023-03-16 21:13:58] [INFO ] Input system was already deterministic with 144369 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1381/1381 places, 144369/144369 transitions.
Applied a total of 0 rules in 533 ms. Remains 1381 /1381 variables (removed 0) and now considering 144369/144369 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 536 ms. Remains : 1381/1381 places, 144369/144369 transitions.
[2023-03-16 21:14:02] [INFO ] Flatten gal took : 3261 ms
[2023-03-16 21:14:06] [INFO ] Flatten gal took : 3569 ms
[2023-03-16 21:14:12] [INFO ] Input system was already deterministic with 144369 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1381/1381 places, 144369/144369 transitions.
Applied a total of 0 rules in 438 ms. Remains 1381 /1381 variables (removed 0) and now considering 144369/144369 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 442 ms. Remains : 1381/1381 places, 144369/144369 transitions.
[2023-03-16 21:14:17] [INFO ] Flatten gal took : 3206 ms
[2023-03-16 21:14:20] [INFO ] Flatten gal took : 3567 ms
[2023-03-16 21:14:27] [INFO ] Input system was already deterministic with 144369 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1381/1381 places, 144369/144369 transitions.
Applied a total of 0 rules in 436 ms. Remains 1381 /1381 variables (removed 0) and now considering 144369/144369 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 439 ms. Remains : 1381/1381 places, 144369/144369 transitions.
[2023-03-16 21:14:31] [INFO ] Flatten gal took : 3178 ms
[2023-03-16 21:14:35] [INFO ] Flatten gal took : 3624 ms
[2023-03-16 21:14:41] [INFO ] Input system was already deterministic with 144369 transitions.
Starting structural reductions in LTL mode, iteration 0 : 1381/1381 places, 144369/144369 transitions.
Applied a total of 0 rules in 444 ms. Remains 1381 /1381 variables (removed 0) and now considering 144369/144369 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 448 ms. Remains : 1381/1381 places, 144369/144369 transitions.
[2023-03-16 21:14:45] [INFO ] Flatten gal took : 3152 ms
[2023-03-16 21:14:49] [INFO ] Flatten gal took : 3536 ms
[2023-03-16 21:14:55] [INFO ] Input system was already deterministic with 144369 transitions.
[2023-03-16 21:14:59] [INFO ] Flatten gal took : 3449 ms
[2023-03-16 21:15:03] [INFO ] Flatten gal took : 3572 ms
[2023-03-16 21:15:03] [INFO ] Export to MCC of 15 properties in file /home/mcc/execution/CTLFireability.sr.xml took 4 ms.
[2023-03-16 21:15:03] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 1381 places, 144369 transitions and 577396 arcs took 284 ms.
Total runtime 442629 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT RERS17pb115-PT-7
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/376
CTLFireability
TIME LIMIT: Killed by timeout after 3600 seconds
MemTotal: 16393216 kB
MemFree: 150732 kB
After kill :
MemTotal: 16393216 kB
MemFree: 16275344 kB

BK_TIME_CONFINEMENT_REACHED

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
++ sed s/.jar//
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/376/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/376/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/376/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:478
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:469
lola: rewrite Frontend/Parser/formula_rewrite.k:478
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:472
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:451
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:388
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:469
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: RELEASE
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 376 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 381 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 386 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 391 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 396 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 401 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 406 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 411 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 416 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 421 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 426 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 431 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 436 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 441 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 446 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 451 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 456 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 461 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 466 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 471 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 476 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 481 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 486 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 492 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 497 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 502 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 507 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 512 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 517 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 522 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 527 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 532 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 537 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 542 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 547 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 552 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 557 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 562 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 567 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 572 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 577 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 582 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 587 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 592 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 597 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 602 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 607 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 612 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 617 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 622 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 627 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 632 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 637 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 642 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 647 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 652 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 657 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 662 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 667 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 672 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 677 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 682 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 687 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 692 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 697 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 702 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 707 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 712 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 717 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 722 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 727 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 732 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 737 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 742 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 747 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 752 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 757 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 762 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 767 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 772 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 777 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 782 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 787 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 792 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 797 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 802 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 807 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 812 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 817 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 822 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 827 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 832 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 837 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 842 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 847 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 852 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 857 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 862 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
lola: Created skeleton in 494.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 867 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 872 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 877 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 882 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 887 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 892 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 897 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 902 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 907 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 912 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 917 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 922 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 927 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 932 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 937 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 942 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 947 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 952 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 957 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 962 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 967 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 972 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 977 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 982 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 987 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 992 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 997 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1002 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1007 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1012 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1017 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1022 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1027 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1032 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1037 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1042 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1047 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1052 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1057 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1062 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1067 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1072 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1077 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1082 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1087 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1092 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1097 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1102 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1107 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1112 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1117 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1122 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1127 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1132 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1137 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1142 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1147 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1152 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1157 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1162 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1167 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1172 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1177 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1182 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1187 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1192 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1197 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1202 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1207 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1212 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1217 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1222 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1227 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1232 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1237 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1242 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1247 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1252 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1257 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1262 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1267 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1272 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1277 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1282 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1287 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1292 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1297 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1302 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1307 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1312 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1317 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1322 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1327 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1332 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1337 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1342 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1347 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1352 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1357 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1362 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1367 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1372 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1377 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1382 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1387 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1392 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
lola: Created skeleton in 532.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1397 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1402 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1407 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1412 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1417 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1422 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1427 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1432 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1437 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1442 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1447 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1452 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1457 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1462 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1467 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1472 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1477 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1482 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1487 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1492 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1497 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1502 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1507 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1512 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1517 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1522 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1527 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1532 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1537 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1542 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1547 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1552 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1557 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1562 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1567 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1572 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1577 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1582 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1588 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1593 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1598 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1603 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1608 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1613 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1618 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1623 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1628 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1633 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1638 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1643 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1648 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1653 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1658 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1663 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1668 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1673 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1678 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1683 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1688 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1693 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1698 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1703 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1708 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1713 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1718 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1723 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1728 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1733 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1738 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1743 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1748 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1753 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1758 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1763 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1768 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1773 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1778 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1783 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1788 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1793 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1798 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1803 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1808 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1813 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1818 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1823 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1828 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1833 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1838 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1843 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1848 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1853 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1858 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1863 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1868 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1873 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1878 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1883 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1888 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1893 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1898 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1903 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1908 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1913 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
lola: Created skeleton in 521.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1918 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1923 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1928 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1933 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1938 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1943 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1948 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1953 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1958 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1963 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1968 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1973 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1978 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1983 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1988 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1993 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1998 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2003 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2008 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2013 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2018 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2023 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2028 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2033 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2038 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2043 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2048 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2053 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2058 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2063 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2068 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2073 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2078 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2083 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2088 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2093 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2098 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2103 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2108 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2113 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2118 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2123 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2128 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2133 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2138 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2143 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2148 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2153 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2158 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2163 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2168 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2173 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2178 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2183 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2188 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2193 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2198 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2203 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2208 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2213 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2218 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2223 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2228 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2233 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2238 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2243 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2248 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2253 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2258 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2263 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2268 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2273 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2278 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2283 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2288 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2293 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2298 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2303 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2308 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2313 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2318 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2323 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2328 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2333 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2338 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2343 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2348 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2353 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2358 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2363 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2368 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2373 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2378 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2383 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2388 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2393 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2398 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2403 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2408 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2413 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2418 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2423 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2428 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2433 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2438 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2443 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2448 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2453 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2458 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2463 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2468 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2473 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2478 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2483 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2488 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2493 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2498 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2503 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2508 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2513 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2518 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2523 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
lola: Created skeleton in 608.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2528 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2533 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2538 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2543 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2548 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2553 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2558 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2563 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2568 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2573 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2578 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2583 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2588 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2593 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2598 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2603 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2608 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2613 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2618 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2623 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2628 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2633 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2638 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2643 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2648 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2653 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2658 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2663 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2668 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2673 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2678 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2683 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2688 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2693 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2698 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2703 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2708 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2713 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2718 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2723 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2728 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2733 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2738 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2743 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2748 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2753 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2758 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2763 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2768 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2773 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2778 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2783 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2788 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2793 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2798 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2803 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2808 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2813 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2818 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2823 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2828 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2833 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2838 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2843 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2848 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2853 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2858 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2863 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2868 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2873 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2878 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2883 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2888 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2893 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2898 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2904 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2909 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2914 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2919 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2924 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2929 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2934 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2939 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2944 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2949 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2954 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2959 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2964 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2969 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2974 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2979 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2984 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2989 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2994 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2999 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3004 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3009 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3014 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3019 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3024 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3029 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3034 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3039 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3044 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3049 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3054 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3059 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3064 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3069 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3074 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3079 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3084 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3089 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3094 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3099 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3104 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3109 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3114 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3119 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3124 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3129 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3134 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3139 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3144 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
lola: Created skeleton in 609.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3149 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb115-PT-7-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
RERS17pb115-PT-7-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb115-PT-7-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3154 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
lola: caught signal Terminated - aborting LoLA

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb115-PT-7-CTLFireability-00: CTL unknown AGGR
RERS17pb115-PT-7-CTLFireability-02: CTL unknown AGGR
RERS17pb115-PT-7-CTLFireability-03: CTL unknown AGGR
RERS17pb115-PT-7-CTLFireability-04: CTL unknown AGGR
RERS17pb115-PT-7-CTLFireability-05: CTL unknown AGGR
RERS17pb115-PT-7-CTLFireability-06: CTL unknown AGGR
RERS17pb115-PT-7-CTLFireability-07: CTL unknown AGGR
RERS17pb115-PT-7-CTLFireability-08: CTL unknown AGGR
RERS17pb115-PT-7-CTLFireability-09: CTL unknown AGGR
RERS17pb115-PT-7-CTLFireability-10: CTL unknown AGGR
RERS17pb115-PT-7-CTLFireability-11: CTL unknown AGGR
RERS17pb115-PT-7-CTLFireability-12: CTL unknown AGGR
RERS17pb115-PT-7-CTLFireability-13: CTL unknown AGGR
RERS17pb115-PT-7-CTLFireability-14: CTL unknown AGGR
RERS17pb115-PT-7-CTLFireability-15: CTL unknown AGGR


Time elapsed: 3155 secs. Pages in use: 0