Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r327-tall-167889199200140.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is RERS17pb114-PT-9, examination is LTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r327-tall-167889199200140
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 73M
-rw-r--r-- 1 mcc users 8.7K Feb 26 05:00 CTLCardinality.txt
-rw-r--r-- 1 mcc users 99K Feb 26 05:00 CTLCardinality.xml
-rw-r--r-- 1 mcc users 6.7K Feb 26 04:57 CTLFireability.txt
-rw-r--r-- 1 mcc users 47K Feb 26 04:57 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:41 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.5K Jan 29 11:41 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.5K Feb 25 16:39 LTLCardinality.txt
-rw-r--r-- 1 mcc users 24K Feb 25 16:39 LTLCardinality.xml
-rw-r--r-- 1 mcc users 3.3K Feb 25 16:39 LTLFireability.txt
-rw-r--r-- 1 mcc users 20K Feb 25 16:39 LTLFireability.xml
-rw-r--r-- 1 mcc users 15K Feb 26 05:11 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 162K Feb 26 05:11 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 6.8K Feb 26 05:04 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 37K Feb 26 05:04 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Feb 25 16:39 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Feb 25 16:39 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 equiv_col
-rw-r--r-- 1 mcc users 2 Mar 5 18:23 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 iscolored
-rw-r--r-- 1 mcc users 73M Mar 5 18:23 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME RERS17pb114-PT-9-LTLFireability-00
FORMULA_NAME RERS17pb114-PT-9-LTLFireability-01
FORMULA_NAME RERS17pb114-PT-9-LTLFireability-02
FORMULA_NAME RERS17pb114-PT-9-LTLFireability-03
FORMULA_NAME RERS17pb114-PT-9-LTLFireability-04
FORMULA_NAME RERS17pb114-PT-9-LTLFireability-05
FORMULA_NAME RERS17pb114-PT-9-LTLFireability-06
FORMULA_NAME RERS17pb114-PT-9-LTLFireability-07
FORMULA_NAME RERS17pb114-PT-9-LTLFireability-08
FORMULA_NAME RERS17pb114-PT-9-LTLFireability-09
FORMULA_NAME RERS17pb114-PT-9-LTLFireability-10
FORMULA_NAME RERS17pb114-PT-9-LTLFireability-11
FORMULA_NAME RERS17pb114-PT-9-LTLFireability-12
FORMULA_NAME RERS17pb114-PT-9-LTLFireability-13
FORMULA_NAME RERS17pb114-PT-9-LTLFireability-14
FORMULA_NAME RERS17pb114-PT-9-LTLFireability-15

=== Now, execution of the tool begins

BK_START 1678978215447

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=LTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=RERS17pb114-PT-9
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-16 14:50:17] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, LTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-16 14:50:17] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-16 14:50:19] [INFO ] Load time of PNML (sax parser for PT used): 1959 ms
[2023-03-16 14:50:19] [INFO ] Transformed 1446 places.
[2023-03-16 14:50:19] [INFO ] Transformed 151085 transitions.
[2023-03-16 14:50:19] [INFO ] Parsed PT model containing 1446 places and 151085 transitions and 604252 arcs in 2479 ms.
Parsed 16 properties from file /home/mcc/execution/LTLFireability.xml in 37 ms.
Working with output stream class java.io.PrintStream
Initial state reduction rules removed 2 formulas.
FORMULA RERS17pb114-PT-9-LTLFireability-05 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA RERS17pb114-PT-9-LTLFireability-08 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
Support contains 68 out of 1446 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 1446/1446 places, 151085/151085 transitions.
Ensure Unique test removed 17 places
Iterating post reduction 0 with 17 rules applied. Total rules applied 17 place count 1429 transition count 151085
Applied a total of 17 rules in 1318 ms. Remains 1429 /1446 variables (removed 17) and now considering 151085/151085 (removed 0) transitions.
[2023-03-16 14:50:22] [INFO ] Flow matrix only has 84691 transitions (discarded 66394 similar events)
// Phase 1: matrix 84691 rows 1429 cols
[2023-03-16 14:50:22] [INFO ] Computed 18 place invariants in 445 ms
[2023-03-16 14:50:32] [INFO ] Implicit Places using invariants in 10097 ms returned []
Implicit Place search using SMT only with invariants took 10125 ms to find 0 implicit places.
[2023-03-16 14:50:32] [INFO ] Flow matrix only has 84691 transitions (discarded 66394 similar events)
[2023-03-16 14:50:32] [INFO ] Invariant cache hit.
[2023-03-16 14:51:02] [INFO ] Performed 89342/151085 'is it Dead' test of which 0 returned DEAD in 30 seconds.
[2023-03-16 14:51:23] [INFO ] Dead Transitions using invariants and state equation in 51240 ms found 0 transitions.
Starting structural reductions in LTL mode, iteration 1 : 1429/1446 places, 151085/151085 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 62706 ms. Remains : 1429/1446 places, 151085/151085 transitions.
Support contains 68 out of 1429 places after structural reductions.
[2023-03-16 14:51:28] [INFO ] Flatten gal took : 3516 ms
[2023-03-16 14:51:31] [INFO ] Flatten gal took : 3476 ms
[2023-03-16 14:51:38] [INFO ] Input system was already deterministic with 151085 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 904 ms. (steps per millisecond=11 ) properties (out of 33) seen :3
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 31 ms. (steps per millisecond=32 ) properties (out of 30) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 24 ms. (steps per millisecond=41 ) properties (out of 30) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 20 ms. (steps per millisecond=50 ) properties (out of 30) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 23 ms. (steps per millisecond=43 ) properties (out of 30) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 22 ms. (steps per millisecond=45 ) properties (out of 30) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 22 ms. (steps per millisecond=45 ) properties (out of 30) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 22 ms. (steps per millisecond=45 ) properties (out of 30) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 22 ms. (steps per millisecond=45 ) properties (out of 30) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 20 ms. (steps per millisecond=50 ) properties (out of 30) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 20 ms. (steps per millisecond=50 ) properties (out of 30) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 20 ms. (steps per millisecond=50 ) properties (out of 30) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 22 ms. (steps per millisecond=45 ) properties (out of 30) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 20 ms. (steps per millisecond=50 ) properties (out of 30) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 20 ms. (steps per millisecond=50 ) properties (out of 30) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 22 ms. (steps per millisecond=45 ) properties (out of 30) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 21 ms. (steps per millisecond=47 ) properties (out of 30) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 21 ms. (steps per millisecond=47 ) properties (out of 30) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 20 ms. (steps per millisecond=50 ) properties (out of 30) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 21 ms. (steps per millisecond=47 ) properties (out of 30) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 21 ms. (steps per millisecond=47 ) properties (out of 30) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 134 ms. (steps per millisecond=7 ) properties (out of 30) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 22 ms. (steps per millisecond=45 ) properties (out of 30) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 22 ms. (steps per millisecond=45 ) properties (out of 30) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 20 ms. (steps per millisecond=50 ) properties (out of 30) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 20 ms. (steps per millisecond=50 ) properties (out of 30) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 20 ms. (steps per millisecond=50 ) properties (out of 30) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 21 ms. (steps per millisecond=47 ) properties (out of 30) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 20 ms. (steps per millisecond=50 ) properties (out of 30) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 22 ms. (steps per millisecond=45 ) properties (out of 30) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 21 ms. (steps per millisecond=47 ) properties (out of 30) seen :0
Interrupted probabilistic random walk after 6167 steps, run timeout after 3006 ms. (steps per millisecond=2 ) properties seen :{8=1}
Probabilistic random walk after 6167 steps, saw 5398 distinct states, run finished after 3007 ms. (steps per millisecond=2 ) properties seen :1
Running SMT prover for 29 properties.
[2023-03-16 14:51:44] [INFO ] Flow matrix only has 84691 transitions (discarded 66394 similar events)
[2023-03-16 14:51:44] [INFO ] Invariant cache hit.
[2023-03-16 14:51:45] [INFO ] [Real]Absence check using 18 positive place invariants in 17 ms returned sat
[2023-03-16 14:52:09] [INFO ] After 23472ms SMT Verify possible using state equation in real domain returned unsat :0 sat :1 real:28
[2023-03-16 14:52:11] [INFO ] State equation strengthened by 2342 read => feed constraints.
java.lang.RuntimeException: SMT solver raised an error when submitting script. Raised (error "Failed to assert expression: java.io.IOException: Stream close...
at fr.lip6.move.gal.structural.smt.SMTUtils.execAndCheckResult(SMTUtils.java:251)
at fr.lip6.move.gal.structural.smt.DeadlockTester.verifyPossible(DeadlockTester.java:642)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMTIncremental(DeadlockTester.java:339)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMT(DeadlockTester.java:223)
at fr.lip6.move.gal.application.solver.ReachabilitySolver.applyReductions(ReachabilitySolver.java:95)
at fr.lip6.move.gal.application.solver.logic.AtomicReducerSR.checkAtomicPropositionsLogic(AtomicReducerSR.java:105)
at fr.lip6.move.gal.application.solver.logic.AtomicReducerSR.strongReductions(AtomicReducerSR.java:44)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.preSolveForLogic(LTLPropertySolver.java:176)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.runStructuralLTLCheck(LTLPropertySolver.java:71)
at fr.lip6.move.gal.application.Application.startNoEx(Application.java:762)
at fr.lip6.move.gal.application.Application.start(Application.java:178)
at fr.lip6.move.gal.itscl.application.Application.start(Application.java:45)
at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:203)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:136)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:402)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:255)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:77)
at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
at java.base/java.lang.reflect.Method.invoke(Method.java:568)
at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:659)
at org.eclipse.equinox.launcher.Main.basicRun(Main.java:596)
at org.eclipse.equinox.launcher.Main.run(Main.java:1467)
at org.eclipse.equinox.launcher.Main.main(Main.java:1440)
[2023-03-16 14:52:11] [WARNING] SMT solver failed with error :SMT solver raised an error when submitting script.... while checking expressions.
[2023-03-16 14:52:11] [INFO ] After 27035ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0
Fused 29 Parikh solutions to 1 different solutions.
Parikh walk visited 0 properties in 0 ms.
Support contains 59 out of 1429 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 1429/1429 places, 151085/151085 transitions.
Drop transitions removed 512 transitions
Reduce isomorphic transitions removed 512 transitions.
Iterating post reduction 0 with 512 rules applied. Total rules applied 512 place count 1429 transition count 150573
Reduce places removed 1 places and 1 transitions.
Iterating global reduction 1 with 1 rules applied. Total rules applied 513 place count 1428 transition count 150572
Applied a total of 513 rules in 3389 ms. Remains 1428 /1429 variables (removed 1) and now considering 150572/151085 (removed 513) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 3395 ms. Remains : 1428/1429 places, 150572/151085 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 766 ms. (steps per millisecond=13 ) properties (out of 29) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 21 ms. (steps per millisecond=47 ) properties (out of 29) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 19 ms. (steps per millisecond=52 ) properties (out of 29) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 20 ms. (steps per millisecond=50 ) properties (out of 29) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 19 ms. (steps per millisecond=52 ) properties (out of 29) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 21 ms. (steps per millisecond=47 ) properties (out of 29) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 19 ms. (steps per millisecond=52 ) properties (out of 29) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 20 ms. (steps per millisecond=50 ) properties (out of 29) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 18 ms. (steps per millisecond=55 ) properties (out of 29) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 20 ms. (steps per millisecond=50 ) properties (out of 29) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 21 ms. (steps per millisecond=47 ) properties (out of 29) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 58 ms. (steps per millisecond=17 ) properties (out of 29) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 25 ms. (steps per millisecond=40 ) properties (out of 29) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 21 ms. (steps per millisecond=47 ) properties (out of 29) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 22 ms. (steps per millisecond=45 ) properties (out of 29) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 21 ms. (steps per millisecond=47 ) properties (out of 29) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 23 ms. (steps per millisecond=43 ) properties (out of 29) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 25 ms. (steps per millisecond=40 ) properties (out of 29) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 24 ms. (steps per millisecond=41 ) properties (out of 29) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 21 ms. (steps per millisecond=47 ) properties (out of 29) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 18 ms. (steps per millisecond=55 ) properties (out of 29) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 18 ms. (steps per millisecond=55 ) properties (out of 29) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 18 ms. (steps per millisecond=55 ) properties (out of 29) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 22 ms. (steps per millisecond=45 ) properties (out of 29) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 21 ms. (steps per millisecond=47 ) properties (out of 29) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 19 ms. (steps per millisecond=52 ) properties (out of 29) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 19 ms. (steps per millisecond=52 ) properties (out of 29) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 19 ms. (steps per millisecond=52 ) properties (out of 29) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 18 ms. (steps per millisecond=55 ) properties (out of 29) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 19 ms. (steps per millisecond=52 ) properties (out of 29) seen :0
Interrupted probabilistic random walk after 6781 steps, run timeout after 3007 ms. (steps per millisecond=2 ) properties seen :{}
Probabilistic random walk after 6781 steps, saw 6322 distinct states, run finished after 3007 ms. (steps per millisecond=2 ) properties seen :0
Running SMT prover for 29 properties.
[2023-03-16 14:52:19] [INFO ] Flow matrix only has 84689 transitions (discarded 65883 similar events)
// Phase 1: matrix 84689 rows 1428 cols
[2023-03-16 14:52:20] [INFO ] Computed 18 place invariants in 273 ms
[2023-03-16 14:52:20] [INFO ] [Real]Absence check using 18 positive place invariants in 16 ms returned sat
[2023-03-16 14:52:45] [INFO ] After 23802ms SMT Verify possible using state equation in real domain returned unsat :0 sat :29
[2023-03-16 14:52:45] [INFO ] State equation strengthened by 773 read => feed constraints.
java.lang.RuntimeException: SMT solver raised an error when submitting script. Raised (error "Failed to assert expression: java.io.IOException: Stream close...
at fr.lip6.move.gal.structural.smt.SMTUtils.execAndCheckResult(SMTUtils.java:251)
at fr.lip6.move.gal.structural.smt.DeadlockTester.verifyPossible(DeadlockTester.java:642)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMTIncremental(DeadlockTester.java:339)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMT(DeadlockTester.java:223)
at fr.lip6.move.gal.application.solver.ReachabilitySolver.applyReductions(ReachabilitySolver.java:95)
at fr.lip6.move.gal.application.solver.logic.AtomicReducerSR.checkAtomicPropositionsLogic(AtomicReducerSR.java:105)
at fr.lip6.move.gal.application.solver.logic.AtomicReducerSR.strongReductions(AtomicReducerSR.java:44)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.preSolveForLogic(LTLPropertySolver.java:176)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.runStructuralLTLCheck(LTLPropertySolver.java:71)
at fr.lip6.move.gal.application.Application.startNoEx(Application.java:762)
at fr.lip6.move.gal.application.Application.start(Application.java:178)
at fr.lip6.move.gal.itscl.application.Application.start(Application.java:45)
at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:203)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:136)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:402)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:255)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:77)
at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
at java.base/java.lang.reflect.Method.invoke(Method.java:568)
at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:659)
at org.eclipse.equinox.launcher.Main.basicRun(Main.java:596)
at org.eclipse.equinox.launcher.Main.run(Main.java:1467)
at org.eclipse.equinox.launcher.Main.main(Main.java:1440)
[2023-03-16 14:52:45] [WARNING] SMT solver failed with error :SMT solver raised an error when submitting script.... while checking expressions.
[2023-03-16 14:52:45] [INFO ] After 25838ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0
Fused 29 Parikh solutions to 1 different solutions.
Parikh walk visited 0 properties in 0 ms.
Support contains 59 out of 1428 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 1428/1428 places, 150572/150572 transitions.
Applied a total of 0 rules in 1544 ms. Remains 1428 /1428 variables (removed 0) and now considering 150572/150572 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 1546 ms. Remains : 1428/1428 places, 150572/150572 transitions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 1428/1428 places, 150572/150572 transitions.
Applied a total of 0 rules in 1473 ms. Remains 1428 /1428 variables (removed 0) and now considering 150572/150572 (removed 0) transitions.
[2023-03-16 14:52:48] [INFO ] Flow matrix only has 84689 transitions (discarded 65883 similar events)
[2023-03-16 14:52:48] [INFO ] Invariant cache hit.
[2023-03-16 14:52:57] [INFO ] Implicit Places using invariants in 8288 ms returned []
Implicit Place search using SMT only with invariants took 8318 ms to find 0 implicit places.
[2023-03-16 14:52:57] [INFO ] Flow matrix only has 84689 transitions (discarded 65883 similar events)
[2023-03-16 14:52:57] [INFO ] Invariant cache hit.
[2023-03-16 14:53:27] [INFO ] Performed 90536/150572 'is it Dead' test of which 0 returned DEAD in 30 seconds.
[2023-03-16 14:53:47] [INFO ] Dead Transitions using invariants and state equation in 50707 ms found 0 transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 60558 ms. Remains : 1428/1428 places, 150572/150572 transitions.
Computed a total of 1 stabilizing places and 1 stable transitions
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(X(((G(p0) U p1)||X(p2))))'
Support contains 6 out of 1429 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 1429/1429 places, 151085/151085 transitions.
Applied a total of 0 rules in 709 ms. Remains 1429 /1429 variables (removed 0) and now considering 151085/151085 (removed 0) transitions.
[2023-03-16 14:53:49] [INFO ] Flow matrix only has 84691 transitions (discarded 66394 similar events)
// Phase 1: matrix 84691 rows 1429 cols
[2023-03-16 14:53:50] [INFO ] Computed 18 place invariants in 336 ms
[2023-03-16 14:53:58] [INFO ] Implicit Places using invariants in 9237 ms returned []
Implicit Place search using SMT only with invariants took 9238 ms to find 0 implicit places.
[2023-03-16 14:53:58] [INFO ] Flow matrix only has 84691 transitions (discarded 66394 similar events)
[2023-03-16 14:53:58] [INFO ] Invariant cache hit.
[2023-03-16 14:54:29] [INFO ] Performed 91196/151085 'is it Dead' test of which 0 returned DEAD in 30 seconds.
[2023-03-16 14:54:48] [INFO ] Dead Transitions using invariants and state equation in 49623 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 59577 ms. Remains : 1429/1429 places, 151085/151085 transitions.
Stuttering acceptance computed with spot in 426 ms :[(NOT p0), (AND (NOT p1) (NOT p2)), (NOT p2), (OR (AND (NOT p0) (NOT p2)) (AND (NOT p1) (NOT p2))), (OR (NOT p0) (NOT p1)), true, (AND (NOT p1) (NOT p2))]
Running random walk in product with property : RERS17pb114-PT-9-LTLFireability-00 automaton TGBA Formula[mat=[[{ cond=p0, acceptance={} source=0 dest: 0}, { cond=(NOT p0), acceptance={} source=0 dest: 5}], [{ cond=(AND (NOT p1) (NOT p0)), acceptance={} source=1 dest: 2}, { cond=(AND (NOT p1) p0), acceptance={} source=1 dest: 3}], [{ cond=(NOT p2), acceptance={} source=2 dest: 5}], [{ cond=(AND p1 p0 (NOT p2)), acceptance={} source=3 dest: 0}, { cond=(AND (NOT p1) p0 (NOT p2)), acceptance={} source=3 dest: 4}, { cond=(AND (NOT p0) (NOT p2)), acceptance={} source=3 dest: 5}], [{ cond=(AND p1 p0), acceptance={0} source=4 dest: 0}, { cond=(AND (NOT p1) p0), acceptance={0} source=4 dest: 4}, { cond=(NOT p0), acceptance={0} source=4 dest: 5}], [{ cond=true, acceptance={0} source=5 dest: 5}], [{ cond=true, acceptance={} source=6 dest: 1}]], initial=6, aps=[p0:(AND (GEQ s752 1) (GEQ s805 1)), p1:(AND (GEQ s600 1) (GEQ s1045 1)), p2:(AND (GEQ s140 1) (GEQ s208 1))], nbAcceptance=1, properties=[trans-labels, explicit-labels, trans-acc, deterministic, no-univ-branch, unambiguous, semi-deterministic, stutter-sensitive, very-weak, weak, inherently-weak], stateDesc=[null, null, null, null, null, null, null][false, false, false, false, false, false, false]]
Stuttering criterion allowed to conclude after 1 steps with 0 reset in 20 ms.
FORMULA RERS17pb114-PT-9-LTLFireability-00 FALSE TECHNIQUES STUTTER_TEST
Treatment of property RERS17pb114-PT-9-LTLFireability-00 finished in 60629 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!((F(p0) U X(p1)))'
Support contains 6 out of 1429 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 1429/1429 places, 151085/151085 transitions.
Applied a total of 0 rules in 684 ms. Remains 1429 /1429 variables (removed 0) and now considering 151085/151085 (removed 0) transitions.
[2023-03-16 14:54:50] [INFO ] Flow matrix only has 84691 transitions (discarded 66394 similar events)
[2023-03-16 14:54:50] [INFO ] Invariant cache hit.
[2023-03-16 14:54:59] [INFO ] Implicit Places using invariants in 8933 ms returned []
Implicit Place search using SMT only with invariants took 8934 ms to find 0 implicit places.
[2023-03-16 14:54:59] [INFO ] Flow matrix only has 84691 transitions (discarded 66394 similar events)
[2023-03-16 14:54:59] [INFO ] Invariant cache hit.
[2023-03-16 14:55:29] [INFO ] Performed 92126/151085 'is it Dead' test of which 0 returned DEAD in 30 seconds.
[2023-03-16 14:55:48] [INFO ] Dead Transitions using invariants and state equation in 49691 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 59320 ms. Remains : 1429/1429 places, 151085/151085 transitions.
Stuttering acceptance computed with spot in 189 ms :[(NOT p1), (AND (NOT p0) (NOT p1)), (NOT p1), (NOT p0)]
Running random walk in product with property : RERS17pb114-PT-9-LTLFireability-01 automaton TGBA Formula[mat=[[{ cond=(NOT p0), acceptance={} source=0 dest: 1}, { cond=true, acceptance={} source=0 dest: 2}], [{ cond=(AND (NOT p0) (NOT p1)), acceptance={} source=1 dest: 3}], [{ cond=(AND (NOT p0) (NOT p1)), acceptance={} source=2 dest: 1}, { cond=(NOT p1), acceptance={} source=2 dest: 2}], [{ cond=(NOT p0), acceptance={} source=3 dest: 3}]], initial=0, aps=[p0:(AND (GEQ s800 1) (GEQ s1270 1)), p1:(OR (AND (GEQ s329 1) (GEQ s1045 1)) (AND (GEQ s1398 1) (GEQ s1412 1)))], nbAcceptance=0, properties=[trans-labels, explicit-labels, trans-acc, no-univ-branch, stutter-sensitive, very-weak, weak, inherently-weak], stateDesc=[null, null, null, null][false, false, false, false]]
Stuttering criterion allowed to conclude after 1 steps with 0 reset in 6 ms.
FORMULA RERS17pb114-PT-9-LTLFireability-01 FALSE TECHNIQUES STUTTER_TEST
Treatment of property RERS17pb114-PT-9-LTLFireability-01 finished in 59975 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(F((G(p0)||G(p1))))'
Support contains 4 out of 1429 places. Attempting structural reductions.
Starting structural reductions in SI_LTL mode, iteration 0 : 1429/1429 places, 151085/151085 transitions.
Reduce places removed 1 places and 1 transitions.
Applied a total of 0 rules in 1196 ms. Remains 1428 /1429 variables (removed 1) and now considering 151084/151085 (removed 1) transitions.
[2023-03-16 14:55:50] [INFO ] Flow matrix only has 84690 transitions (discarded 66394 similar events)
// Phase 1: matrix 84690 rows 1428 cols
[2023-03-16 14:55:51] [INFO ] Computed 18 place invariants in 319 ms
[2023-03-16 14:56:00] [INFO ] Implicit Places using invariants in 9414 ms returned []
Implicit Place search using SMT only with invariants took 9416 ms to find 0 implicit places.
[2023-03-16 14:56:00] [INFO ] Flow matrix only has 84690 transitions (discarded 66394 similar events)
[2023-03-16 14:56:00] [INFO ] Invariant cache hit.
[2023-03-16 14:56:30] [INFO ] Performed 91883/151084 'is it Dead' test of which 0 returned DEAD in 30 seconds.
[2023-03-16 14:56:49] [INFO ] Dead Transitions using invariants and state equation in 48975 ms found 0 transitions.
Finished structural reductions in SI_LTL mode , in 1 iterations and 59596 ms. Remains : 1428/1429 places, 151084/151085 transitions.
Stuttering acceptance computed with spot in 60 ms :[(AND (NOT p0) (NOT p1))]
Running random walk in product with property : RERS17pb114-PT-9-LTLFireability-02 automaton TGBA Formula[mat=[[{ cond=(AND p0 p1), acceptance={} source=0 dest: 0}, { cond=(AND (NOT p0) p1), acceptance={0} source=0 dest: 0}, { cond=(AND p0 (NOT p1)), acceptance={1} source=0 dest: 0}, { cond=(AND (NOT p0) (NOT p1)), acceptance={0, 1} source=0 dest: 0}]], initial=0, aps=[p0:(OR (LT s425 1) (LT s858 1)), p1:(AND (OR (LT s425 1) (LT s858 1)) (OR (LT s45 1) (LT s1073 1)))], nbAcceptance=2, properties=[trans-labels, explicit-labels, trans-acc, complete, deterministic, no-univ-branch, unambiguous, semi-deterministic, stutter-invariant], stateDesc=[null][true]]
Stuttering criterion allowed to conclude after 2216 steps with 0 reset in 208 ms.
FORMULA RERS17pb114-PT-9-LTLFireability-02 FALSE TECHNIQUES STUTTER_TEST
Treatment of property RERS17pb114-PT-9-LTLFireability-02 finished in 60306 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(F(p0))'
Support contains 2 out of 1429 places. Attempting structural reductions.
Starting structural reductions in SI_LTL mode, iteration 0 : 1429/1429 places, 151085/151085 transitions.
Reduce places removed 1 places and 1 transitions.
Applied a total of 0 rules in 1165 ms. Remains 1428 /1429 variables (removed 1) and now considering 151084/151085 (removed 1) transitions.
[2023-03-16 14:56:51] [INFO ] Flow matrix only has 84690 transitions (discarded 66394 similar events)
[2023-03-16 14:56:51] [INFO ] Invariant cache hit.
[2023-03-16 14:57:00] [INFO ] Implicit Places using invariants in 9014 ms returned []
Implicit Place search using SMT only with invariants took 9019 ms to find 0 implicit places.
[2023-03-16 14:57:00] [INFO ] Flow matrix only has 84690 transitions (discarded 66394 similar events)
[2023-03-16 14:57:00] [INFO ] Invariant cache hit.
[2023-03-16 14:57:30] [INFO ] Performed 89809/151084 'is it Dead' test of which 0 returned DEAD in 30 seconds.
[2023-03-16 14:57:50] [INFO ] Dead Transitions using invariants and state equation in 50764 ms found 0 transitions.
Finished structural reductions in SI_LTL mode , in 1 iterations and 60955 ms. Remains : 1428/1429 places, 151084/151085 transitions.
Stuttering acceptance computed with spot in 50 ms :[(NOT p0)]
Running random walk in product with property : RERS17pb114-PT-9-LTLFireability-03 automaton TGBA Formula[mat=[[{ cond=(NOT p0), acceptance={0} source=0 dest: 0}]], initial=0, aps=[p0:(AND (GEQ s1211 1) (GEQ s1332 1))], nbAcceptance=1, properties=[trans-labels, explicit-labels, trans-acc, colored, deterministic, no-univ-branch, unambiguous, semi-deterministic, stutter-invariant, very-weak, weak, inherently-weak], stateDesc=[null][true]]
Stuttering criterion allowed to conclude after 0 steps with 0 reset in 8 ms.
FORMULA RERS17pb114-PT-9-LTLFireability-03 FALSE TECHNIQUES STUTTER_TEST
Treatment of property RERS17pb114-PT-9-LTLFireability-03 finished in 61465 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!((F(p0) U p1))'
Support contains 4 out of 1429 places. Attempting structural reductions.
Starting structural reductions in SI_LTL mode, iteration 0 : 1429/1429 places, 151085/151085 transitions.
Reduce places removed 1 places and 1 transitions.
Applied a total of 0 rules in 1048 ms. Remains 1428 /1429 variables (removed 1) and now considering 151084/151085 (removed 1) transitions.
[2023-03-16 14:57:52] [INFO ] Flow matrix only has 84690 transitions (discarded 66394 similar events)
[2023-03-16 14:57:52] [INFO ] Invariant cache hit.
[2023-03-16 14:58:00] [INFO ] Implicit Places using invariants in 8622 ms returned []
Implicit Place search using SMT only with invariants took 8626 ms to find 0 implicit places.
[2023-03-16 14:58:01] [INFO ] Flow matrix only has 84690 transitions (discarded 66394 similar events)
[2023-03-16 14:58:01] [INFO ] Invariant cache hit.
[2023-03-16 14:58:31] [INFO ] Performed 91659/151084 'is it Dead' test of which 0 returned DEAD in 30 seconds.
[2023-03-16 14:58:50] [INFO ] Dead Transitions using invariants and state equation in 49494 ms found 0 transitions.
Finished structural reductions in SI_LTL mode , in 1 iterations and 59174 ms. Remains : 1428/1429 places, 151084/151085 transitions.
Stuttering acceptance computed with spot in 95 ms :[(NOT p1), (NOT p0)]
Running random walk in product with property : RERS17pb114-PT-9-LTLFireability-04 automaton TGBA Formula[mat=[[{ cond=(NOT p1), acceptance={} source=0 dest: 0}, { cond=(AND (NOT p1) (NOT p0)), acceptance={} source=0 dest: 1}], [{ cond=(NOT p0), acceptance={} source=1 dest: 1}]], initial=0, aps=[p1:(AND (GEQ s63 1) (GEQ s493 1)), p0:(AND (GEQ s47 1) (GEQ s1326 1))], nbAcceptance=0, properties=[trans-labels, explicit-labels, trans-acc, no-univ-branch, stutter-invariant, very-weak, weak, inherently-weak], stateDesc=[null, null][true, true]]
Stuttering criterion allowed to conclude after 0 steps with 0 reset in 7 ms.
FORMULA RERS17pb114-PT-9-LTLFireability-04 FALSE TECHNIQUES STUTTER_TEST
Treatment of property RERS17pb114-PT-9-LTLFireability-04 finished in 59682 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(G((G((X(F(X((G(p0)||p1)))) U p2))||p3)))'
Support contains 8 out of 1429 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 1429/1429 places, 151085/151085 transitions.
Applied a total of 0 rules in 623 ms. Remains 1429 /1429 variables (removed 0) and now considering 151085/151085 (removed 0) transitions.
[2023-03-16 14:58:51] [INFO ] Flow matrix only has 84691 transitions (discarded 66394 similar events)
// Phase 1: matrix 84691 rows 1429 cols
[2023-03-16 14:58:52] [INFO ] Computed 18 place invariants in 364 ms
[2023-03-16 14:59:01] [INFO ] Implicit Places using invariants in 9876 ms returned []
Implicit Place search using SMT only with invariants took 9877 ms to find 0 implicit places.
[2023-03-16 14:59:01] [INFO ] Flow matrix only has 84691 transitions (discarded 66394 similar events)
[2023-03-16 14:59:01] [INFO ] Invariant cache hit.
[2023-03-16 14:59:31] [INFO ] Performed 94439/151085 'is it Dead' test of which 0 returned DEAD in 30 seconds.
[2023-03-16 14:59:49] [INFO ] Dead Transitions using invariants and state equation in 48052 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 58558 ms. Remains : 1429/1429 places, 151085/151085 transitions.
Stuttering acceptance computed with spot in 200 ms :[(AND (NOT p2) (NOT p3)), (OR (NOT p2) (AND (NOT p0) (NOT p1))), (NOT p2), (AND (NOT p1) (NOT p0))]
Running random walk in product with property : RERS17pb114-PT-9-LTLFireability-06 automaton TGBA Formula[mat=[[{ cond=p3, acceptance={} source=0 dest: 0}, { cond=(AND (NOT p3) (NOT p2)), acceptance={} source=0 dest: 1}, { cond=(NOT p3), acceptance={} source=0 dest: 2}], [{ cond=(NOT p2), acceptance={0} source=1 dest: 1}, { cond=p2, acceptance={} source=1 dest: 3}], [{ cond=(NOT p2), acceptance={} source=2 dest: 1}, { cond=true, acceptance={} source=2 dest: 2}], [{ cond=(AND (NOT p1) p0), acceptance={} source=3 dest: 3}, { cond=(AND (NOT p1) (NOT p0)), acceptance={0} source=3 dest: 3}]], initial=0, aps=[p3:(AND (GEQ s714 1) (GEQ s1095 1) (GEQ s560 1) (GEQ s958 1)), p2:(AND (GEQ s560 1) (GEQ s958 1)), p1:(AND (GEQ s45 1) (GEQ s675 1)), p0:(AND (GEQ s944 1)...], nbAcceptance=1, properties=[trans-labels, explicit-labels, trans-acc, no-univ-branch, stutter-sensitive], stateDesc=[null, null, null, null][false, false, false, false]]
Stuttering criterion allowed to conclude after 1 steps with 0 reset in 4 ms.
FORMULA RERS17pb114-PT-9-LTLFireability-06 FALSE TECHNIQUES STUTTER_TEST
Treatment of property RERS17pb114-PT-9-LTLFireability-06 finished in 59245 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(F(((!p0 U (G(!p0)||p1)) U (G((!p0 U (p1||G(!p0))))||(G(!p2)&&(!p0 U (p1||G(!p0))))))))'
Support contains 6 out of 1429 places. Attempting structural reductions.
Starting structural reductions in SI_LTL mode, iteration 0 : 1429/1429 places, 151085/151085 transitions.
Reduce places removed 1 places and 1 transitions.
Applied a total of 0 rules in 1225 ms. Remains 1428 /1429 variables (removed 1) and now considering 151084/151085 (removed 1) transitions.
[2023-03-16 14:59:51] [INFO ] Flow matrix only has 84690 transitions (discarded 66394 similar events)
// Phase 1: matrix 84690 rows 1428 cols
[2023-03-16 14:59:51] [INFO ] Computed 18 place invariants in 297 ms
[2023-03-16 15:00:01] [INFO ] Implicit Places using invariants in 10186 ms returned []
Implicit Place search using SMT only with invariants took 10191 ms to find 0 implicit places.
[2023-03-16 15:00:01] [INFO ] Flow matrix only has 84690 transitions (discarded 66394 similar events)
[2023-03-16 15:00:01] [INFO ] Invariant cache hit.
[2023-03-16 15:00:31] [INFO ] Performed 89586/151084 'is it Dead' test of which 0 returned DEAD in 30 seconds.
[2023-03-16 15:00:52] [INFO ] Dead Transitions using invariants and state equation in 50830 ms found 0 transitions.
Finished structural reductions in SI_LTL mode , in 1 iterations and 62255 ms. Remains : 1428/1429 places, 151084/151085 transitions.
Stuttering acceptance computed with spot in 152 ms :[(AND p0 (NOT p1)), (AND p0 p2 (NOT p1)), (AND p0 (NOT p1))]
Running random walk in product with property : RERS17pb114-PT-9-LTLFireability-07 automaton TGBA Formula[mat=[[{ cond=(OR (AND (NOT p0) p2) (AND p1 p2)), acceptance={0} source=0 dest: 0}, { cond=(AND p0 (NOT p1)), acceptance={0, 1} source=0 dest: 0}, { cond=(OR (AND (NOT p0) (NOT p2)) (AND p1 (NOT p2))), acceptance={} source=0 dest: 1}, { cond=(AND (NOT p0) (NOT p1) (NOT p2)), acceptance={0} source=0 dest: 2}], [{ cond=(OR (AND (NOT p0) p2) (AND p1 p2)), acceptance={0} source=1 dest: 0}, { cond=(AND p0 (NOT p1) p2), acceptance={0, 1} source=1 dest: 0}, { cond=(OR (AND (NOT p0) (NOT p2)) (AND p1 (NOT p2))), acceptance={} source=1 dest: 1}, { cond=(AND p0 (NOT p1) (NOT p2)), acceptance={1} source=1 dest: 1}], [{ cond=(AND p0 (NOT p1)), acceptance={0, 1} source=2 dest: 0}, { cond=(AND (NOT p0) (NOT p1)), acceptance={0} source=2 dest: 2}]], initial=0, aps=[p0:(AND (GEQ s1079 1) (GEQ s1108 1)), p2:(AND (GEQ s1360 1) (GEQ s1366 1)), p1:(AND (NOT (AND (GEQ s1079 1) (GEQ s1108 1))) (NOT (AND (GEQ s365 1) (GEQ s1...], nbAcceptance=2, properties=[trans-labels, explicit-labels, trans-acc, no-univ-branch, stutter-invariant], stateDesc=[null, null, null][true, true, true]]
Product exploration explored 100000 steps with 0 reset in 9124 ms.
Product exploration explored 100000 steps with 0 reset in 9063 ms.
Computed a total of 0 stabilizing places and 0 stable transitions
Computed a total of 0 stabilizing places and 0 stable transitions
Knowledge obtained : [(AND (NOT p0) (NOT p2) p1), (X (NOT (AND p0 (NOT p1) (NOT p2)))), (X (NOT (AND p0 (NOT p1)))), (X (NOT (AND p0 (NOT p1) p2))), (X (NOT (OR (AND (NOT p0) p2) (AND p1 p2)))), (X (OR (AND (NOT p0) (NOT p2)) (AND p1 (NOT p2)))), (X (NOT (AND (NOT p0) (NOT p1)))), (X (NOT (AND (NOT p0) (NOT p1) (NOT p2)))), (X (X (NOT (AND p0 (NOT p1) (NOT p2))))), (X (X (NOT (AND p0 (NOT p1))))), (X (X (NOT (AND p0 (NOT p1) p2)))), (X (X (NOT (OR (AND (NOT p0) p2) (AND p1 p2))))), (X (X (OR (AND (NOT p0) (NOT p2)) (AND p1 (NOT p2))))), (X (X (NOT (AND (NOT p0) (NOT p1))))), (X (X (NOT (AND (NOT p0) (NOT p1) (NOT p2)))))]
False Knowledge obtained : []
Knowledge based reduction with 15 factoid took 682 ms. Reduced automaton from 3 states, 10 edges and 3 AP (stutter insensitive) to 3 states, 10 edges and 3 AP (stutter insensitive).
Stuttering acceptance computed with spot in 142 ms :[(AND p0 (NOT p1)), (AND p0 p2 (NOT p1)), (AND p0 (NOT p1))]
Incomplete random walk after 10000 steps, including 2 resets, run finished after 559 ms. (steps per millisecond=17 ) properties (out of 7) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 80 ms. (steps per millisecond=125 ) properties (out of 7) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 67 ms. (steps per millisecond=149 ) properties (out of 7) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 67 ms. (steps per millisecond=149 ) properties (out of 7) seen :0
Incomplete Best-First random walk after 10000 steps, including 2 resets, run finished after 65 ms. (steps per millisecond=153 ) properties (out of 7) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 76 ms. (steps per millisecond=131 ) properties (out of 7) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 70 ms. (steps per millisecond=142 ) properties (out of 7) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 65 ms. (steps per millisecond=153 ) properties (out of 7) seen :0
Interrupted probabilistic random walk after 7229 steps, run timeout after 3004 ms. (steps per millisecond=2 ) properties seen :{}
Probabilistic random walk after 7229 steps, saw 6322 distinct states, run finished after 3005 ms. (steps per millisecond=2 ) properties seen :0
Running SMT prover for 7 properties.
[2023-03-16 15:01:17] [INFO ] Flow matrix only has 84690 transitions (discarded 66394 similar events)
[2023-03-16 15:01:17] [INFO ] Invariant cache hit.
[2023-03-16 15:01:17] [INFO ] [Real]Absence check using 18 positive place invariants in 15 ms returned sat
[2023-03-16 15:01:17] [INFO ] After 384ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:7
[2023-03-16 15:01:17] [INFO ] [Nat]Absence check using 18 positive place invariants in 14 ms returned sat
[2023-03-16 15:01:42] [INFO ] After 24885ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :7
[2023-03-16 15:01:43] [INFO ] State equation strengthened by 773 read => feed constraints.
java.lang.RuntimeException: SMT solver raised an error when submitting script. Raised (error "Failed to assert expression: java.io.IOException: Stream close...
at fr.lip6.move.gal.structural.smt.SMTUtils.execAndCheckResult(SMTUtils.java:251)
at fr.lip6.move.gal.structural.smt.DeadlockTester.verifyPossible(DeadlockTester.java:642)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMTIncremental(DeadlockTester.java:350)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMT(DeadlockTester.java:223)
at fr.lip6.move.gal.application.solver.ReachabilitySolver.applyReductions(ReachabilitySolver.java:95)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.addInvarianceKnowledge(LTLPropertySolver.java:701)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.applyKnowledgeBasedReductions(LTLPropertySolver.java:568)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.checkLTLProperty(LTLPropertySolver.java:251)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.runStutteringLTLTest(LTLPropertySolver.java:225)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.runStructuralLTLCheck(LTLPropertySolver.java:76)
at fr.lip6.move.gal.application.Application.startNoEx(Application.java:762)
at fr.lip6.move.gal.application.Application.start(Application.java:178)
at fr.lip6.move.gal.itscl.application.Application.start(Application.java:45)
at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:203)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:136)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:402)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:255)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:77)
at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
at java.base/java.lang.reflect.Method.invoke(Method.java:568)
at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:659)
at org.eclipse.equinox.launcher.Main.basicRun(Main.java:596)
at org.eclipse.equinox.launcher.Main.run(Main.java:1467)
at org.eclipse.equinox.launcher.Main.main(Main.java:1440)
[2023-03-16 15:01:43] [WARNING] SMT solver failed with error :SMT solver raised an error when submitting script.... while checking expressions.
[2023-03-16 15:01:43] [INFO ] After 26154ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :0 real:7
Fused 7 Parikh solutions to 1 different solutions.
Parikh walk visited 0 properties in 0 ms.
Support contains 6 out of 1428 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 1428/1428 places, 151084/151084 transitions.
Drop transitions removed 512 transitions
Reduce isomorphic transitions removed 512 transitions.
Iterating post reduction 0 with 512 rules applied. Total rules applied 512 place count 1428 transition count 150572
Applied a total of 512 rules in 1404 ms. Remains 1428 /1428 variables (removed 0) and now considering 150572/151084 (removed 512) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 1408 ms. Remains : 1428/1428 places, 150572/151084 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 583 ms. (steps per millisecond=17 ) properties (out of 7) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 82 ms. (steps per millisecond=121 ) properties (out of 7) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 70 ms. (steps per millisecond=142 ) properties (out of 7) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 73 ms. (steps per millisecond=137 ) properties (out of 7) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 70 ms. (steps per millisecond=142 ) properties (out of 7) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 69 ms. (steps per millisecond=144 ) properties (out of 7) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 122 ms. (steps per millisecond=81 ) properties (out of 7) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 72 ms. (steps per millisecond=138 ) properties (out of 7) seen :0
Interrupted probabilistic random walk after 5789 steps, run timeout after 3008 ms. (steps per millisecond=1 ) properties seen :{}
Probabilistic random walk after 5789 steps, saw 5406 distinct states, run finished after 3010 ms. (steps per millisecond=1 ) properties seen :0
Running SMT prover for 7 properties.
[2023-03-16 15:01:49] [INFO ] Flow matrix only has 84689 transitions (discarded 65883 similar events)
// Phase 1: matrix 84689 rows 1428 cols
[2023-03-16 15:01:50] [INFO ] Computed 18 place invariants in 323 ms
[2023-03-16 15:01:50] [INFO ] [Real]Absence check using 18 positive place invariants in 16 ms returned sat
[2023-03-16 15:01:50] [INFO ] After 410ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:7
[2023-03-16 15:01:50] [INFO ] [Nat]Absence check using 18 positive place invariants in 15 ms returned sat
[2023-03-16 15:02:15] [INFO ] After 24597ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :7
[2023-03-16 15:02:16] [INFO ] State equation strengthened by 773 read => feed constraints.
java.lang.RuntimeException: SMT solver raised an error when submitting script. Raised (error "Failed to assert expression: java.io.IOException: Stream close...
at fr.lip6.move.gal.structural.smt.SMTUtils.execAndCheckResult(SMTUtils.java:251)
at fr.lip6.move.gal.structural.smt.DeadlockTester.verifyPossible(DeadlockTester.java:642)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMTIncremental(DeadlockTester.java:350)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMT(DeadlockTester.java:223)
at fr.lip6.move.gal.application.solver.ReachabilitySolver.applyReductions(ReachabilitySolver.java:95)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.addInvarianceKnowledge(LTLPropertySolver.java:701)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.applyKnowledgeBasedReductions(LTLPropertySolver.java:568)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.checkLTLProperty(LTLPropertySolver.java:251)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.runStutteringLTLTest(LTLPropertySolver.java:225)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.runStructuralLTLCheck(LTLPropertySolver.java:76)
at fr.lip6.move.gal.application.Application.startNoEx(Application.java:762)
at fr.lip6.move.gal.application.Application.start(Application.java:178)
at fr.lip6.move.gal.itscl.application.Application.start(Application.java:45)
at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:203)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:136)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:402)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:255)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:77)
at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
at java.base/java.lang.reflect.Method.invoke(Method.java:568)
at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:659)
at org.eclipse.equinox.launcher.Main.basicRun(Main.java:596)
at org.eclipse.equinox.launcher.Main.run(Main.java:1467)
at org.eclipse.equinox.launcher.Main.main(Main.java:1440)
[2023-03-16 15:02:16] [WARNING] SMT solver failed with error :SMT solver raised an error when submitting script.... while checking expressions.
[2023-03-16 15:02:16] [INFO ] After 25802ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :0 real:7
Fused 7 Parikh solutions to 1 different solutions.
Parikh walk visited 0 properties in 0 ms.
Support contains 6 out of 1428 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 1428/1428 places, 150572/150572 transitions.
Applied a total of 0 rules in 1221 ms. Remains 1428 /1428 variables (removed 0) and now considering 150572/150572 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 1221 ms. Remains : 1428/1428 places, 150572/150572 transitions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 1428/1428 places, 150572/150572 transitions.
Applied a total of 0 rules in 1159 ms. Remains 1428 /1428 variables (removed 0) and now considering 150572/150572 (removed 0) transitions.
[2023-03-16 15:02:18] [INFO ] Flow matrix only has 84689 transitions (discarded 65883 similar events)
[2023-03-16 15:02:18] [INFO ] Invariant cache hit.
[2023-03-16 15:02:27] [INFO ] Implicit Places using invariants in 9077 ms returned []
Implicit Place search using SMT only with invariants took 9083 ms to find 0 implicit places.
[2023-03-16 15:02:27] [INFO ] Flow matrix only has 84689 transitions (discarded 65883 similar events)
[2023-03-16 15:02:27] [INFO ] Invariant cache hit.
[2023-03-16 15:02:57] [INFO ] Performed 92131/150572 'is it Dead' test of which 0 returned DEAD in 30 seconds.
[2023-03-16 15:03:17] [INFO ] Dead Transitions using invariants and state equation in 49638 ms found 0 transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 59896 ms. Remains : 1428/1428 places, 150572/150572 transitions.
Knowledge obtained : [(AND (NOT p0) (NOT p2) p1), (X (NOT (AND p0 (NOT p1) (NOT p2)))), (X (NOT (AND p0 (NOT p1)))), (X (NOT (AND p0 (NOT p1) p2))), (X (NOT (OR (AND (NOT p0) p2) (AND p1 p2)))), (X (OR (AND (NOT p0) (NOT p2)) (AND p1 (NOT p2)))), (X (NOT (AND (NOT p0) (NOT p1)))), (X (NOT (AND (NOT p0) (NOT p1) (NOT p2)))), (X (X (NOT (AND p0 (NOT p1) (NOT p2))))), (X (X (NOT (AND p0 (NOT p1))))), (X (X (NOT (AND p0 (NOT p1) p2)))), (X (X (NOT (OR (AND (NOT p0) p2) (AND p1 p2))))), (X (X (OR (AND (NOT p0) (NOT p2)) (AND p1 (NOT p2))))), (X (X (NOT (AND (NOT p0) (NOT p1))))), (X (X (NOT (AND (NOT p0) (NOT p1) (NOT p2)))))]
False Knowledge obtained : []
Knowledge based reduction with 15 factoid took 670 ms. Reduced automaton from 3 states, 10 edges and 3 AP (stutter insensitive) to 3 states, 10 edges and 3 AP (stutter insensitive).
Stuttering acceptance computed with spot in 122 ms :[(AND p0 (NOT p1)), (AND p0 p2 (NOT p1)), (AND p0 (NOT p1))]
Stuttering acceptance computed with spot in 107 ms :[(AND p0 (NOT p1)), (AND p0 p2 (NOT p1)), (AND p0 (NOT p1))]
Support contains 6 out of 1428 places. Attempting structural reductions.
Starting structural reductions in SI_LTL mode, iteration 0 : 1428/1428 places, 151084/151084 transitions.
Applied a total of 0 rules in 1129 ms. Remains 1428 /1428 variables (removed 0) and now considering 151084/151084 (removed 0) transitions.
[2023-03-16 15:03:19] [INFO ] Flow matrix only has 84690 transitions (discarded 66394 similar events)
// Phase 1: matrix 84690 rows 1428 cols
[2023-03-16 15:03:20] [INFO ] Computed 18 place invariants in 275 ms
[2023-03-16 15:03:29] [INFO ] Implicit Places using invariants in 9495 ms returned []
Implicit Place search using SMT only with invariants took 9496 ms to find 0 implicit places.
[2023-03-16 15:03:29] [INFO ] Flow matrix only has 84690 transitions (discarded 66394 similar events)
[2023-03-16 15:03:29] [INFO ] Invariant cache hit.
[2023-03-16 15:03:59] [INFO ] Performed 94025/151084 'is it Dead' test of which 0 returned DEAD in 30 seconds.
[2023-03-16 15:04:17] [INFO ] Dead Transitions using invariants and state equation in 48593 ms found 0 transitions.
Finished structural reductions in SI_LTL mode , in 1 iterations and 59225 ms. Remains : 1428/1428 places, 151084/151084 transitions.
Computed a total of 0 stabilizing places and 0 stable transitions
Computed a total of 0 stabilizing places and 0 stable transitions
Knowledge obtained : [(AND (NOT p0) (NOT p2) p1), (X (NOT (AND p0 (NOT p1) (NOT p2)))), (X (NOT (AND p0 (NOT p1)))), (X (NOT (AND p0 (NOT p1) p2))), (X (NOT (OR (AND (NOT p0) p2) (AND p1 p2)))), (X (OR (AND (NOT p0) (NOT p2)) (AND p1 (NOT p2)))), (X (NOT (AND (NOT p0) (NOT p1)))), (X (NOT (AND (NOT p0) (NOT p1) (NOT p2)))), (X (X (NOT (AND p0 (NOT p1) (NOT p2))))), (X (X (NOT (AND p0 (NOT p1))))), (X (X (NOT (AND p0 (NOT p1) p2)))), (X (X (NOT (OR (AND (NOT p0) p2) (AND p1 p2))))), (X (X (OR (AND (NOT p0) (NOT p2)) (AND p1 (NOT p2))))), (X (X (NOT (AND (NOT p0) (NOT p1))))), (X (X (NOT (AND (NOT p0) (NOT p1) (NOT p2)))))]
False Knowledge obtained : []
Knowledge based reduction with 15 factoid took 677 ms. Reduced automaton from 3 states, 10 edges and 3 AP (stutter insensitive) to 3 states, 10 edges and 3 AP (stutter insensitive).
Stuttering acceptance computed with spot in 127 ms :[(AND p0 (NOT p1)), (AND p0 p2 (NOT p1)), (AND p0 (NOT p1))]
Incomplete random walk after 10000 steps, including 2 resets, run finished after 836 ms. (steps per millisecond=11 ) properties (out of 7) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 77 ms. (steps per millisecond=129 ) properties (out of 7) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 70 ms. (steps per millisecond=142 ) properties (out of 7) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 79 ms. (steps per millisecond=126 ) properties (out of 7) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 85 ms. (steps per millisecond=117 ) properties (out of 7) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 79 ms. (steps per millisecond=126 ) properties (out of 7) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 74 ms. (steps per millisecond=135 ) properties (out of 7) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 72 ms. (steps per millisecond=138 ) properties (out of 7) seen :0
Interrupted probabilistic random walk after 6303 steps, run timeout after 3004 ms. (steps per millisecond=2 ) properties seen :{}
Probabilistic random walk after 6303 steps, saw 5527 distinct states, run finished after 3004 ms. (steps per millisecond=2 ) properties seen :0
Running SMT prover for 7 properties.
[2023-03-16 15:04:24] [INFO ] Flow matrix only has 84690 transitions (discarded 66394 similar events)
[2023-03-16 15:04:24] [INFO ] Invariant cache hit.
[2023-03-16 15:04:24] [INFO ] [Real]Absence check using 18 positive place invariants in 15 ms returned sat
[2023-03-16 15:04:24] [INFO ] After 386ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:7
[2023-03-16 15:04:25] [INFO ] [Nat]Absence check using 18 positive place invariants in 12 ms returned sat
[2023-03-16 15:04:50] [INFO ] After 24726ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :7
[2023-03-16 15:04:50] [INFO ] State equation strengthened by 773 read => feed constraints.
java.lang.RuntimeException: SMT solver raised an error when submitting script. Raised (error "Failed to assert expression: java.io.IOException: Stream close...
at fr.lip6.move.gal.structural.smt.SMTUtils.execAndCheckResult(SMTUtils.java:251)
at fr.lip6.move.gal.structural.smt.DeadlockTester.verifyPossible(DeadlockTester.java:642)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMTIncremental(DeadlockTester.java:350)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMT(DeadlockTester.java:223)
at fr.lip6.move.gal.application.solver.ReachabilitySolver.applyReductions(ReachabilitySolver.java:95)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.addInvarianceKnowledge(LTLPropertySolver.java:701)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.applyKnowledgeBasedReductions(LTLPropertySolver.java:568)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.checkLTLProperty(LTLPropertySolver.java:261)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.runStutteringLTLTest(LTLPropertySolver.java:225)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.runStructuralLTLCheck(LTLPropertySolver.java:76)
at fr.lip6.move.gal.application.Application.startNoEx(Application.java:762)
at fr.lip6.move.gal.application.Application.start(Application.java:178)
at fr.lip6.move.gal.itscl.application.Application.start(Application.java:45)
at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:203)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:136)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:402)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:255)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:77)
at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
at java.base/java.lang.reflect.Method.invoke(Method.java:568)
at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:659)
at org.eclipse.equinox.launcher.Main.basicRun(Main.java:596)
at org.eclipse.equinox.launcher.Main.run(Main.java:1467)
at org.eclipse.equinox.launcher.Main.main(Main.java:1440)
[2023-03-16 15:04:50] [WARNING] SMT solver failed with error :SMT solver raised an error when submitting script.... while checking expressions.
[2023-03-16 15:04:50] [INFO ] After 25929ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :0 real:7
Fused 7 Parikh solutions to 1 different solutions.
Parikh walk visited 0 properties in 0 ms.
Support contains 6 out of 1428 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 1428/1428 places, 151084/151084 transitions.
Drop transitions removed 512 transitions
Reduce isomorphic transitions removed 512 transitions.
Iterating post reduction 0 with 512 rules applied. Total rules applied 512 place count 1428 transition count 150572
Applied a total of 512 rules in 1488 ms. Remains 1428 /1428 variables (removed 0) and now considering 150572/151084 (removed 512) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 1492 ms. Remains : 1428/1428 places, 150572/151084 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 891 ms. (steps per millisecond=11 ) properties (out of 7) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 94 ms. (steps per millisecond=106 ) properties (out of 7) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 94 ms. (steps per millisecond=106 ) properties (out of 7) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 155 ms. (steps per millisecond=64 ) properties (out of 7) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 92 ms. (steps per millisecond=108 ) properties (out of 7) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 89 ms. (steps per millisecond=112 ) properties (out of 7) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 78 ms. (steps per millisecond=128 ) properties (out of 7) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 72 ms. (steps per millisecond=138 ) properties (out of 7) seen :0
Interrupted probabilistic random walk after 5715 steps, run timeout after 3006 ms. (steps per millisecond=1 ) properties seen :{}
Probabilistic random walk after 5715 steps, saw 5338 distinct states, run finished after 3006 ms. (steps per millisecond=1 ) properties seen :0
Running SMT prover for 7 properties.
[2023-03-16 15:04:57] [INFO ] Flow matrix only has 84689 transitions (discarded 65883 similar events)
// Phase 1: matrix 84689 rows 1428 cols
[2023-03-16 15:04:57] [INFO ] Computed 18 place invariants in 268 ms
[2023-03-16 15:04:57] [INFO ] [Real]Absence check using 18 positive place invariants in 16 ms returned sat
[2023-03-16 15:04:57] [INFO ] After 379ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:7
[2023-03-16 15:04:58] [INFO ] [Nat]Absence check using 18 positive place invariants in 17 ms returned sat
[2023-03-16 15:05:22] [INFO ] After 24555ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :7
[2023-03-16 15:05:23] [INFO ] State equation strengthened by 773 read => feed constraints.
java.lang.RuntimeException: SMT solver raised an error when submitting script. Raised (error "Failed to assert expression: java.io.IOException: Stream close...
at fr.lip6.move.gal.structural.smt.SMTUtils.execAndCheckResult(SMTUtils.java:251)
at fr.lip6.move.gal.structural.smt.DeadlockTester.verifyPossible(DeadlockTester.java:642)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMTIncremental(DeadlockTester.java:350)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMT(DeadlockTester.java:223)
at fr.lip6.move.gal.application.solver.ReachabilitySolver.applyReductions(ReachabilitySolver.java:95)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.addInvarianceKnowledge(LTLPropertySolver.java:701)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.applyKnowledgeBasedReductions(LTLPropertySolver.java:568)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.checkLTLProperty(LTLPropertySolver.java:261)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.runStutteringLTLTest(LTLPropertySolver.java:225)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.runStructuralLTLCheck(LTLPropertySolver.java:76)
at fr.lip6.move.gal.application.Application.startNoEx(Application.java:762)
at fr.lip6.move.gal.application.Application.start(Application.java:178)
at fr.lip6.move.gal.itscl.application.Application.start(Application.java:45)
at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:203)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:136)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:402)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:255)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:77)
at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
at java.base/java.lang.reflect.Method.invoke(Method.java:568)
at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:659)
at org.eclipse.equinox.launcher.Main.basicRun(Main.java:596)
at org.eclipse.equinox.launcher.Main.run(Main.java:1467)
at org.eclipse.equinox.launcher.Main.main(Main.java:1440)
[2023-03-16 15:05:23] [WARNING] SMT solver failed with error :SMT solver raised an error when submitting script.... while checking expressions.
[2023-03-16 15:05:23] [INFO ] After 25739ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :0 real:7
Fused 7 Parikh solutions to 1 different solutions.
Parikh walk visited 0 properties in 0 ms.
Support contains 6 out of 1428 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 1428/1428 places, 150572/150572 transitions.
Applied a total of 0 rules in 1233 ms. Remains 1428 /1428 variables (removed 0) and now considering 150572/150572 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 1233 ms. Remains : 1428/1428 places, 150572/150572 transitions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 1428/1428 places, 150572/150572 transitions.
Applied a total of 0 rules in 1189 ms. Remains 1428 /1428 variables (removed 0) and now considering 150572/150572 (removed 0) transitions.
[2023-03-16 15:05:26] [INFO ] Flow matrix only has 84689 transitions (discarded 65883 similar events)
[2023-03-16 15:05:26] [INFO ] Invariant cache hit.
[2023-03-16 15:05:35] [INFO ] Implicit Places using invariants in 9261 ms returned []
Implicit Place search using SMT only with invariants took 9271 ms to find 0 implicit places.
[2023-03-16 15:05:35] [INFO ] Flow matrix only has 84689 transitions (discarded 65883 similar events)
[2023-03-16 15:05:35] [INFO ] Invariant cache hit.
[2023-03-16 15:06:05] [INFO ] Performed 90449/150572 'is it Dead' test of which 0 returned DEAD in 30 seconds.
[2023-03-16 15:06:25] [INFO ] Dead Transitions using invariants and state equation in 49949 ms found 0 transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 60425 ms. Remains : 1428/1428 places, 150572/150572 transitions.
Knowledge obtained : [(AND (NOT p0) (NOT p2) p1), (X (NOT (AND p0 (NOT p1) (NOT p2)))), (X (NOT (AND p0 (NOT p1)))), (X (NOT (AND p0 (NOT p1) p2))), (X (NOT (OR (AND (NOT p0) p2) (AND p1 p2)))), (X (OR (AND (NOT p0) (NOT p2)) (AND p1 (NOT p2)))), (X (NOT (AND (NOT p0) (NOT p1)))), (X (NOT (AND (NOT p0) (NOT p1) (NOT p2)))), (X (X (NOT (AND p0 (NOT p1) (NOT p2))))), (X (X (NOT (AND p0 (NOT p1))))), (X (X (NOT (AND p0 (NOT p1) p2)))), (X (X (NOT (OR (AND (NOT p0) p2) (AND p1 p2))))), (X (X (OR (AND (NOT p0) (NOT p2)) (AND p1 (NOT p2))))), (X (X (NOT (AND (NOT p0) (NOT p1))))), (X (X (NOT (AND (NOT p0) (NOT p1) (NOT p2)))))]
False Knowledge obtained : []
Knowledge based reduction with 15 factoid took 725 ms. Reduced automaton from 3 states, 10 edges and 3 AP (stutter insensitive) to 3 states, 10 edges and 3 AP (stutter insensitive).
Stuttering acceptance computed with spot in 124 ms :[(AND p0 (NOT p1)), (AND p0 p2 (NOT p1)), (AND p0 (NOT p1))]
Stuttering acceptance computed with spot in 135 ms :[(AND p0 (NOT p1)), (AND p0 p2 (NOT p1)), (AND p0 (NOT p1))]
Stuttering acceptance computed with spot in 129 ms :[(AND p0 (NOT p1)), (AND p0 p2 (NOT p1)), (AND p0 (NOT p1))]
Product exploration explored 100000 steps with 0 reset in 9910 ms.
Product exploration explored 100000 steps with 0 reset in 9715 ms.
Support contains 6 out of 1428 places. Attempting structural reductions.
Starting structural reductions in SI_LTL mode, iteration 0 : 1428/1428 places, 151084/151084 transitions.
Applied a total of 0 rules in 1126 ms. Remains 1428 /1428 variables (removed 0) and now considering 151084/151084 (removed 0) transitions.
[2023-03-16 15:06:47] [INFO ] Flow matrix only has 84690 transitions (discarded 66394 similar events)
// Phase 1: matrix 84690 rows 1428 cols
[2023-03-16 15:06:48] [INFO ] Computed 18 place invariants in 345 ms
[2023-03-16 15:06:57] [INFO ] Implicit Places using invariants in 9661 ms returned []
Implicit Place search using SMT only with invariants took 9663 ms to find 0 implicit places.
[2023-03-16 15:06:57] [INFO ] Flow matrix only has 84690 transitions (discarded 66394 similar events)
[2023-03-16 15:06:57] [INFO ] Invariant cache hit.
[2023-03-16 15:07:27] [INFO ] Performed 92211/151084 'is it Dead' test of which 0 returned DEAD in 30 seconds.
[2023-03-16 15:07:47] [INFO ] Dead Transitions using invariants and state equation in 49868 ms found 0 transitions.
Finished structural reductions in SI_LTL mode , in 1 iterations and 60665 ms. Remains : 1428/1428 places, 151084/151084 transitions.
Treatment of property RERS17pb114-PT-9-LTLFireability-07 finished in 483720 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!((X((p0||F(p1)))||(p2 U (G(!p2)&&p3))))'
Support contains 8 out of 1429 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 1429/1429 places, 151085/151085 transitions.
Applied a total of 0 rules in 690 ms. Remains 1429 /1429 variables (removed 0) and now considering 151085/151085 (removed 0) transitions.
[2023-03-16 15:07:54] [INFO ] Flow matrix only has 84691 transitions (discarded 66394 similar events)
// Phase 1: matrix 84691 rows 1429 cols
[2023-03-16 15:07:55] [INFO ] Computed 18 place invariants in 402 ms
[2023-03-16 15:08:04] [INFO ] Implicit Places using invariants in 9908 ms returned []
Implicit Place search using SMT only with invariants took 9909 ms to find 0 implicit places.
[2023-03-16 15:08:04] [INFO ] Flow matrix only has 84691 transitions (discarded 66394 similar events)
[2023-03-16 15:08:04] [INFO ] Invariant cache hit.
[2023-03-16 15:08:34] [INFO ] Performed 93227/151085 'is it Dead' test of which 0 returned DEAD in 30 seconds.
[2023-03-16 15:08:53] [INFO ] Dead Transitions using invariants and state equation in 49141 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 59755 ms. Remains : 1429/1429 places, 151085/151085 transitions.
Stuttering acceptance computed with spot in 342 ms :[(OR (AND (NOT p0) (NOT p1) (NOT p3)) (AND (NOT p0) (NOT p1) p2)), (NOT p1), (AND (NOT p1) (NOT p0)), (OR (AND (NOT p0) (NOT p1) (NOT p3)) (AND (NOT p0) (NOT p1) p2)), (OR (AND (NOT p1) (NOT p3)) (AND (NOT p1) p2)), (AND (NOT p1) p2 (NOT p0)), (AND (NOT p1) p2)]
Running random walk in product with property : RERS17pb114-PT-9-LTLFireability-09 automaton TGBA Formula[mat=[[{ cond=(AND (NOT p3) (NOT p2)), acceptance={} source=0 dest: 2}, { cond=p2, acceptance={} source=0 dest: 3}, { cond=(AND p3 (NOT p2)), acceptance={} source=0 dest: 5}], [{ cond=(NOT p1), acceptance={0} source=1 dest: 1}], [{ cond=(AND (NOT p0) (NOT p1)), acceptance={} source=2 dest: 1}], [{ cond=(AND (NOT p3) (NOT p2) (NOT p0) (NOT p1)), acceptance={} source=3 dest: 1}, { cond=(AND p2 (NOT p0) (NOT p1)), acceptance={} source=3 dest: 4}, { cond=(AND p3 (NOT p2) (NOT p0) (NOT p1)), acceptance={} source=3 dest: 6}], [{ cond=(AND (NOT p3) (NOT p2) (NOT p1)), acceptance={0} source=4 dest: 1}, { cond=(AND p2 (NOT p1)), acceptance={0} source=4 dest: 4}, { cond=(AND p3 (NOT p2) (NOT p1)), acceptance={0} source=4 dest: 6}], [{ cond=(AND p2 (NOT p0) (NOT p1)), acceptance={} source=5 dest: 1}, { cond=(AND (NOT p2) (NOT p0) (NOT p1)), acceptance={} source=5 dest: 6}], [{ cond=(AND p2 (NOT p1)), acceptance={} source=6 dest: 1}, { cond=(AND (NOT p2) (NOT p1)), acceptance={} source=6 dest: 6}]], initial=0, aps=[p3:(AND (GEQ s367 1) (GEQ s1093 1)), p2:(AND (GEQ s331 1) (GEQ s1255 1)), p1:(AND (GEQ s1010 1) (GEQ s1400 1)), p0:(AND (GEQ s367 1) (GEQ s1093 1) (GEQ s4...], nbAcceptance=1, properties=[trans-labels, explicit-labels, trans-acc, deterministic, no-univ-branch, unambiguous, semi-deterministic, stutter-sensitive, very-weak, weak, inherently-weak], stateDesc=[null, null, null, null, null, null, null][false, false, false, false, false, false, false]]
Stuttering criterion allowed to conclude after 1 steps with 0 reset in 4 ms.
FORMULA RERS17pb114-PT-9-LTLFireability-09 FALSE TECHNIQUES STUTTER_TEST
Treatment of property RERS17pb114-PT-9-LTLFireability-09 finished in 60569 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(X((p0 U (X(G(p2))||p1))))'
Support contains 8 out of 1429 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 1429/1429 places, 151085/151085 transitions.
Applied a total of 0 rules in 658 ms. Remains 1429 /1429 variables (removed 0) and now considering 151085/151085 (removed 0) transitions.
[2023-03-16 15:08:55] [INFO ] Flow matrix only has 84691 transitions (discarded 66394 similar events)
[2023-03-16 15:08:55] [INFO ] Invariant cache hit.
[2023-03-16 15:09:04] [INFO ] Implicit Places using invariants in 9445 ms returned []
Implicit Place search using SMT only with invariants took 9447 ms to find 0 implicit places.
[2023-03-16 15:09:04] [INFO ] Flow matrix only has 84691 transitions (discarded 66394 similar events)
[2023-03-16 15:09:04] [INFO ] Invariant cache hit.
[2023-03-16 15:09:34] [INFO ] Performed 91041/151085 'is it Dead' test of which 0 returned DEAD in 30 seconds.
[2023-03-16 15:09:54] [INFO ] Dead Transitions using invariants and state equation in 49784 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 59896 ms. Remains : 1429/1429 places, 151085/151085 transitions.
Stuttering acceptance computed with spot in 153 ms :[(AND (NOT p1) (NOT p2)), (NOT p2), (AND (NOT p1) (NOT p2)), true]
Running random walk in product with property : RERS17pb114-PT-9-LTLFireability-10 automaton TGBA Formula[mat=[[{ cond=true, acceptance={} source=0 dest: 2}], [{ cond=p2, acceptance={} source=1 dest: 1}, { cond=(NOT p2), acceptance={} source=1 dest: 3}], [{ cond=(AND (NOT p1) (NOT p0)), acceptance={} source=2 dest: 1}, { cond=(AND (NOT p1) p0 p2), acceptance={} source=2 dest: 2}, { cond=(AND (NOT p1) p0 (NOT p2)), acceptance={0} source=2 dest: 2}], [{ cond=true, acceptance={0} source=3 dest: 3}]], initial=0, aps=[p2:(AND (GEQ s655 1) (GEQ s1078 1) (GEQ s260 1) (GEQ s794 1)), p1:(OR (AND (GEQ s3 1) (GEQ s980 1)) (AND (GEQ s21 1) (GEQ s1338 1))), p0:(AND (GEQ s655 1)...], nbAcceptance=1, properties=[trans-labels, explicit-labels, trans-acc, deterministic, no-univ-branch, unambiguous, semi-deterministic, stutter-sensitive], stateDesc=[null, null, null, null][false, false, false, false]]
Stuttering criterion allowed to conclude after 1 steps with 0 reset in 6 ms.
FORMULA RERS17pb114-PT-9-LTLFireability-10 FALSE TECHNIQUES STUTTER_TEST
Treatment of property RERS17pb114-PT-9-LTLFireability-10 finished in 60589 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(X(G((F(p1)&&p0))))'
Support contains 6 out of 1429 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 1429/1429 places, 151085/151085 transitions.
Applied a total of 0 rules in 591 ms. Remains 1429 /1429 variables (removed 0) and now considering 151085/151085 (removed 0) transitions.
[2023-03-16 15:09:55] [INFO ] Flow matrix only has 84691 transitions (discarded 66394 similar events)
[2023-03-16 15:09:55] [INFO ] Invariant cache hit.
[2023-03-16 15:10:05] [INFO ] Implicit Places using invariants in 9465 ms returned []
Implicit Place search using SMT only with invariants took 9466 ms to find 0 implicit places.
[2023-03-16 15:10:05] [INFO ] Flow matrix only has 84691 transitions (discarded 66394 similar events)
[2023-03-16 15:10:05] [INFO ] Invariant cache hit.
[2023-03-16 15:10:35] [INFO ] Performed 93597/151085 'is it Dead' test of which 0 returned DEAD in 30 seconds.
[2023-03-16 15:10:53] [INFO ] Dead Transitions using invariants and state equation in 47852 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 57917 ms. Remains : 1429/1429 places, 151085/151085 transitions.
Stuttering acceptance computed with spot in 128 ms :[(OR (NOT p0) (NOT p1)), (OR (NOT p0) (NOT p1)), true, (NOT p1)]
Running random walk in product with property : RERS17pb114-PT-9-LTLFireability-11 automaton TGBA Formula[mat=[[{ cond=true, acceptance={} source=0 dest: 1}], [{ cond=p0, acceptance={} source=1 dest: 1}, { cond=(NOT p0), acceptance={} source=1 dest: 2}, { cond=(AND p0 (NOT p1)), acceptance={} source=1 dest: 3}], [{ cond=true, acceptance={0} source=2 dest: 2}], [{ cond=(NOT p1), acceptance={0} source=3 dest: 3}]], initial=0, aps=[p0:(AND (OR (LT s338 1) (LT s680 1)) (OR (LT s992 1) (LT s1385 1))), p1:(OR (LT s727 1) (LT s916 1))], nbAcceptance=1, properties=[trans-labels, explicit-labels, trans-acc, no-univ-branch, stutter-sensitive, very-weak, weak, inherently-weak], stateDesc=[null, null, null, null][false, false, false, false]]
Entered a terminal (fully accepting) state of product in 43408 steps with 0 reset in 3605 ms.
FORMULA RERS17pb114-PT-9-LTLFireability-11 FALSE TECHNIQUES STUTTER_TEST
Treatment of property RERS17pb114-PT-9-LTLFireability-11 finished in 62187 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!((G((p0||X(p1)))||X(p0)))'
Support contains 4 out of 1429 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 1429/1429 places, 151085/151085 transitions.
Applied a total of 0 rules in 544 ms. Remains 1429 /1429 variables (removed 0) and now considering 151085/151085 (removed 0) transitions.
[2023-03-16 15:10:57] [INFO ] Flow matrix only has 84691 transitions (discarded 66394 similar events)
[2023-03-16 15:10:57] [INFO ] Invariant cache hit.
[2023-03-16 15:11:07] [INFO ] Implicit Places using invariants in 9756 ms returned []
Implicit Place search using SMT only with invariants took 9759 ms to find 0 implicit places.
[2023-03-16 15:11:07] [INFO ] Flow matrix only has 84691 transitions (discarded 66394 similar events)
[2023-03-16 15:11:07] [INFO ] Invariant cache hit.
[2023-03-16 15:11:37] [INFO ] Performed 92689/151085 'is it Dead' test of which 0 returned DEAD in 30 seconds.
[2023-03-16 15:11:57] [INFO ] Dead Transitions using invariants and state equation in 49657 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 59967 ms. Remains : 1429/1429 places, 151085/151085 transitions.
Stuttering acceptance computed with spot in 216 ms :[true, (AND (NOT p0) (NOT p1)), (NOT p1), (AND (NOT p0) (NOT p1)), (AND (NOT p0) (NOT p1)), (AND (NOT p0) (NOT p1))]
Running random walk in product with property : RERS17pb114-PT-9-LTLFireability-12 automaton TGBA Formula[mat=[[{ cond=true, acceptance={0} source=0 dest: 0}], [{ cond=(NOT p0), acceptance={} source=1 dest: 2}], [{ cond=(NOT p1), acceptance={} source=2 dest: 0}, { cond=(AND (NOT p0) p1), acceptance={} source=2 dest: 2}, { cond=(AND p0 p1), acceptance={} source=2 dest: 5}], [{ cond=(AND (NOT p0) (NOT p1)), acceptance={} source=3 dest: 0}, { cond=(AND (NOT p0) p1), acceptance={} source=3 dest: 2}], [{ cond=p0, acceptance={} source=4 dest: 1}, { cond=(NOT p0), acceptance={} source=4 dest: 3}], [{ cond=(NOT p0), acceptance={} source=5 dest: 2}, { cond=p0, acceptance={} source=5 dest: 5}]], initial=4, aps=[p0:(AND (GEQ s1115 1) (GEQ s1330 1)), p1:(AND (GEQ s393 1) (GEQ s752 1))], nbAcceptance=1, properties=[trans-labels, explicit-labels, trans-acc, deterministic, no-univ-branch, unambiguous, semi-deterministic, stutter-sensitive, terminal, weak, inherently-weak], stateDesc=[null, null, null, null, null, null][false, false, false, false, false, false]]
Entered a terminal (fully accepting) state of product in 1 steps with 0 reset in 5 ms.
FORMULA RERS17pb114-PT-9-LTLFireability-12 FALSE TECHNIQUES STUTTER_TEST
Treatment of property RERS17pb114-PT-9-LTLFireability-12 finished in 60631 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(G(p0))'
Support contains 2 out of 1429 places. Attempting structural reductions.
Starting structural reductions in SI_LTL mode, iteration 0 : 1429/1429 places, 151085/151085 transitions.
Reduce places removed 1 places and 1 transitions.
Applied a total of 0 rules in 1018 ms. Remains 1428 /1429 variables (removed 1) and now considering 151084/151085 (removed 1) transitions.
[2023-03-16 15:11:58] [INFO ] Flow matrix only has 84690 transitions (discarded 66394 similar events)
// Phase 1: matrix 84690 rows 1428 cols
[2023-03-16 15:11:59] [INFO ] Computed 18 place invariants in 261 ms
[2023-03-16 15:12:07] [INFO ] Implicit Places using invariants in 8623 ms returned []
Implicit Place search using SMT only with invariants took 8644 ms to find 0 implicit places.
[2023-03-16 15:12:07] [INFO ] Flow matrix only has 84690 transitions (discarded 66394 similar events)
[2023-03-16 15:12:07] [INFO ] Invariant cache hit.
[2023-03-16 15:12:37] [INFO ] Performed 92398/151084 'is it Dead' test of which 0 returned DEAD in 30 seconds.
[2023-03-16 15:12:57] [INFO ] Dead Transitions using invariants and state equation in 50003 ms found 0 transitions.
Finished structural reductions in SI_LTL mode , in 1 iterations and 59678 ms. Remains : 1428/1429 places, 151084/151085 transitions.
Stuttering acceptance computed with spot in 58 ms :[true, (NOT p0)]
Running random walk in product with property : RERS17pb114-PT-9-LTLFireability-13 automaton TGBA Formula[mat=[[{ cond=true, acceptance={0} source=0 dest: 0}], [{ cond=(NOT p0), acceptance={} source=1 dest: 0}, { cond=p0, acceptance={} source=1 dest: 1}]], initial=1, aps=[p0:(OR (LT s1328 1) (LT s1410 1))], nbAcceptance=1, properties=[trans-labels, explicit-labels, trans-acc, complete, deterministic, no-univ-branch, unambiguous, semi-deterministic, stutter-invariant, terminal, very-weak, weak, inherently-weak], stateDesc=[null, null][true, true]]
Product exploration explored 100000 steps with 0 reset in 7987 ms.
Product exploration explored 100000 steps with 0 reset in 8221 ms.
Computed a total of 0 stabilizing places and 0 stable transitions
Computed a total of 0 stabilizing places and 0 stable transitions
Knowledge obtained : [p0, (X p0), true, (X (X p0))]
False Knowledge obtained : []
Knowledge based reduction with 4 factoid took 171 ms. Reduced automaton from 2 states, 3 edges and 1 AP (stutter insensitive) to 2 states, 3 edges and 1 AP (stutter insensitive).
Stuttering acceptance computed with spot in 66 ms :[true, (NOT p0)]
Incomplete random walk after 10000 steps, including 2 resets, run finished after 703 ms. (steps per millisecond=14 ) properties (out of 1) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 60 ms. (steps per millisecond=166 ) properties (out of 1) seen :0
Interrupted probabilistic random walk after 6743 steps, run timeout after 3006 ms. (steps per millisecond=2 ) properties seen :{}
Probabilistic random walk after 6743 steps, saw 5910 distinct states, run finished after 3008 ms. (steps per millisecond=2 ) properties seen :0
Running SMT prover for 1 properties.
[2023-03-16 15:13:19] [INFO ] Flow matrix only has 84690 transitions (discarded 66394 similar events)
[2023-03-16 15:13:19] [INFO ] Invariant cache hit.
[2023-03-16 15:13:19] [INFO ] [Real]Absence check using 18 positive place invariants in 14 ms returned sat
[2023-03-16 15:13:39] [INFO ] After 20359ms SMT Verify possible using state equation in real domain returned unsat :0 sat :1
[2023-03-16 15:13:40] [INFO ] State equation strengthened by 773 read => feed constraints.
java.lang.RuntimeException: SMT solver raised an error when submitting script. Raised (error "Failed to assert expression: java.io.IOException: Stream close...
at fr.lip6.move.gal.structural.smt.SMTUtils.execAndCheckResult(SMTUtils.java:251)
at fr.lip6.move.gal.structural.smt.DeadlockTester.verifyPossible(DeadlockTester.java:642)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMTIncremental(DeadlockTester.java:339)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMT(DeadlockTester.java:223)
at fr.lip6.move.gal.application.solver.ReachabilitySolver.applyReductions(ReachabilitySolver.java:95)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.addInvarianceKnowledge(LTLPropertySolver.java:701)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.applyKnowledgeBasedReductions(LTLPropertySolver.java:568)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.checkLTLProperty(LTLPropertySolver.java:251)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.runStutteringLTLTest(LTLPropertySolver.java:225)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.runStructuralLTLCheck(LTLPropertySolver.java:76)
at fr.lip6.move.gal.application.Application.startNoEx(Application.java:762)
at fr.lip6.move.gal.application.Application.start(Application.java:178)
at fr.lip6.move.gal.itscl.application.Application.start(Application.java:45)
at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:203)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:136)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:402)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:255)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:77)
at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
at java.base/java.lang.reflect.Method.invoke(Method.java:568)
at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:659)
at org.eclipse.equinox.launcher.Main.basicRun(Main.java:596)
at org.eclipse.equinox.launcher.Main.run(Main.java:1467)
at org.eclipse.equinox.launcher.Main.main(Main.java:1440)
[2023-03-16 15:13:44] [WARNING] SMT solver failed with error :SMT solver raised an error when submitting script.... while checking expressions.
[2023-03-16 15:13:44] [INFO ] After 25020ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0
Parikh walk visited 0 properties in 0 ms.
Support contains 2 out of 1428 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 1428/1428 places, 151084/151084 transitions.
Drop transitions removed 512 transitions
Reduce isomorphic transitions removed 512 transitions.
Iterating post reduction 0 with 512 rules applied. Total rules applied 512 place count 1428 transition count 150572
Applied a total of 512 rules in 1312 ms. Remains 1428 /1428 variables (removed 0) and now considering 150572/151084 (removed 512) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 1315 ms. Remains : 1428/1428 places, 150572/151084 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 624 ms. (steps per millisecond=16 ) properties (out of 1) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 61 ms. (steps per millisecond=163 ) properties (out of 1) seen :0
Interrupted probabilistic random walk after 6404 steps, run timeout after 3003 ms. (steps per millisecond=2 ) properties seen :{}
Probabilistic random walk after 6404 steps, saw 5977 distinct states, run finished after 3003 ms. (steps per millisecond=2 ) properties seen :0
Running SMT prover for 1 properties.
[2023-03-16 15:13:49] [INFO ] Flow matrix only has 84689 transitions (discarded 65883 similar events)
// Phase 1: matrix 84689 rows 1428 cols
[2023-03-16 15:13:49] [INFO ] Computed 18 place invariants in 271 ms
[2023-03-16 15:13:50] [INFO ] [Real]Absence check using 18 positive place invariants in 14 ms returned sat
[2023-03-16 15:14:10] [INFO ] After 20514ms SMT Verify possible using state equation in real domain returned unsat :0 sat :1
[2023-03-16 15:14:11] [INFO ] State equation strengthened by 773 read => feed constraints.
java.lang.RuntimeException: SMT solver raised an error when submitting script. Raised (error "Failed to assert expression: java.io.IOException: Stream close...
at fr.lip6.move.gal.structural.smt.SMTUtils.execAndCheckResult(SMTUtils.java:251)
at fr.lip6.move.gal.structural.smt.DeadlockTester.verifyPossible(DeadlockTester.java:642)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMTIncremental(DeadlockTester.java:339)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMT(DeadlockTester.java:223)
at fr.lip6.move.gal.application.solver.ReachabilitySolver.applyReductions(ReachabilitySolver.java:95)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.addInvarianceKnowledge(LTLPropertySolver.java:701)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.applyKnowledgeBasedReductions(LTLPropertySolver.java:568)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.checkLTLProperty(LTLPropertySolver.java:251)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.runStutteringLTLTest(LTLPropertySolver.java:225)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.runStructuralLTLCheck(LTLPropertySolver.java:76)
at fr.lip6.move.gal.application.Application.startNoEx(Application.java:762)
at fr.lip6.move.gal.application.Application.start(Application.java:178)
at fr.lip6.move.gal.itscl.application.Application.start(Application.java:45)
at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:203)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:136)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:402)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:255)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:77)
at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
at java.base/java.lang.reflect.Method.invoke(Method.java:568)
at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:659)
at org.eclipse.equinox.launcher.Main.basicRun(Main.java:596)
at org.eclipse.equinox.launcher.Main.run(Main.java:1467)
at org.eclipse.equinox.launcher.Main.main(Main.java:1440)
[2023-03-16 15:14:14] [WARNING] SMT solver failed with error :SMT solver raised an error when submitting script.... while checking expressions.
[2023-03-16 15:14:14] [INFO ] After 25020ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0
Parikh walk visited 0 properties in 0 ms.
Support contains 2 out of 1428 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 1428/1428 places, 150572/150572 transitions.
Applied a total of 0 rules in 1068 ms. Remains 1428 /1428 variables (removed 0) and now considering 150572/150572 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 1068 ms. Remains : 1428/1428 places, 150572/150572 transitions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 1428/1428 places, 150572/150572 transitions.
Applied a total of 0 rules in 1072 ms. Remains 1428 /1428 variables (removed 0) and now considering 150572/150572 (removed 0) transitions.
[2023-03-16 15:14:17] [INFO ] Flow matrix only has 84689 transitions (discarded 65883 similar events)
[2023-03-16 15:14:17] [INFO ] Invariant cache hit.
[2023-03-16 15:14:25] [INFO ] Implicit Places using invariants in 8277 ms returned []
Implicit Place search using SMT only with invariants took 8294 ms to find 0 implicit places.
[2023-03-16 15:14:25] [INFO ] Flow matrix only has 84689 transitions (discarded 65883 similar events)
[2023-03-16 15:14:25] [INFO ] Invariant cache hit.
[2023-03-16 15:14:55] [INFO ] Performed 90677/150572 'is it Dead' test of which 0 returned DEAD in 30 seconds.
[2023-03-16 15:15:15] [INFO ] Dead Transitions using invariants and state equation in 49866 ms found 0 transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 59249 ms. Remains : 1428/1428 places, 150572/150572 transitions.
Knowledge obtained : [p0, (X p0), true, (X (X p0))]
False Knowledge obtained : []
Knowledge based reduction with 4 factoid took 141 ms. Reduced automaton from 2 states, 3 edges and 1 AP (stutter insensitive) to 2 states, 3 edges and 1 AP (stutter insensitive).
Stuttering acceptance computed with spot in 42 ms :[true, (NOT p0)]
Stuttering acceptance computed with spot in 38 ms :[true, (NOT p0)]
Support contains 2 out of 1428 places. Attempting structural reductions.
Starting structural reductions in SI_LTL mode, iteration 0 : 1428/1428 places, 151084/151084 transitions.
Applied a total of 0 rules in 1159 ms. Remains 1428 /1428 variables (removed 0) and now considering 151084/151084 (removed 0) transitions.
[2023-03-16 15:15:17] [INFO ] Flow matrix only has 84690 transitions (discarded 66394 similar events)
// Phase 1: matrix 84690 rows 1428 cols
[2023-03-16 15:15:17] [INFO ] Computed 18 place invariants in 268 ms
[2023-03-16 15:15:26] [INFO ] Implicit Places using invariants in 9046 ms returned []
Implicit Place search using SMT only with invariants took 9048 ms to find 0 implicit places.
[2023-03-16 15:15:26] [INFO ] Flow matrix only has 84690 transitions (discarded 66394 similar events)
[2023-03-16 15:15:26] [INFO ] Invariant cache hit.
[2023-03-16 15:15:56] [INFO ] Performed 94638/151084 'is it Dead' test of which 0 returned DEAD in 30 seconds.
[2023-03-16 15:16:14] [INFO ] Dead Transitions using invariants and state equation in 48510 ms found 0 transitions.
Finished structural reductions in SI_LTL mode , in 1 iterations and 58726 ms. Remains : 1428/1428 places, 151084/151084 transitions.
Computed a total of 0 stabilizing places and 0 stable transitions
Computed a total of 0 stabilizing places and 0 stable transitions
Knowledge obtained : [p0, (X p0), true, (X (X p0))]
False Knowledge obtained : []
Knowledge based reduction with 4 factoid took 166 ms. Reduced automaton from 2 states, 3 edges and 1 AP (stutter insensitive) to 2 states, 3 edges and 1 AP (stutter insensitive).
Stuttering acceptance computed with spot in 40 ms :[true, (NOT p0)]
Incomplete random walk after 10000 steps, including 2 resets, run finished after 1006 ms. (steps per millisecond=9 ) properties (out of 1) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 57 ms. (steps per millisecond=175 ) properties (out of 1) seen :0
Interrupted probabilistic random walk after 6660 steps, run timeout after 3002 ms. (steps per millisecond=2 ) properties seen :{}
Probabilistic random walk after 6660 steps, saw 5839 distinct states, run finished after 3003 ms. (steps per millisecond=2 ) properties seen :0
Running SMT prover for 1 properties.
[2023-03-16 15:16:20] [INFO ] Flow matrix only has 84690 transitions (discarded 66394 similar events)
[2023-03-16 15:16:20] [INFO ] Invariant cache hit.
[2023-03-16 15:16:20] [INFO ] [Real]Absence check using 18 positive place invariants in 17 ms returned sat
[2023-03-16 15:16:41] [INFO ] After 21041ms SMT Verify possible using state equation in real domain returned unsat :0 sat :1
[2023-03-16 15:16:42] [INFO ] State equation strengthened by 773 read => feed constraints.
java.lang.RuntimeException: SMT solver raised an error when submitting script. Raised (error "Failed to assert expression: java.io.IOException: Broken pipe ...
at fr.lip6.move.gal.structural.smt.SMTUtils.execAndCheckResult(SMTUtils.java:251)
at fr.lip6.move.gal.structural.smt.DeadlockTester.verifyPossible(DeadlockTester.java:642)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMTIncremental(DeadlockTester.java:339)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMT(DeadlockTester.java:223)
at fr.lip6.move.gal.application.solver.ReachabilitySolver.applyReductions(ReachabilitySolver.java:95)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.addInvarianceKnowledge(LTLPropertySolver.java:701)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.applyKnowledgeBasedReductions(LTLPropertySolver.java:568)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.checkLTLProperty(LTLPropertySolver.java:261)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.runStutteringLTLTest(LTLPropertySolver.java:225)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.runStructuralLTLCheck(LTLPropertySolver.java:76)
at fr.lip6.move.gal.application.Application.startNoEx(Application.java:762)
at fr.lip6.move.gal.application.Application.start(Application.java:178)
at fr.lip6.move.gal.itscl.application.Application.start(Application.java:45)
at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:203)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:136)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:402)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:255)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:77)
at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
at java.base/java.lang.reflect.Method.invoke(Method.java:568)
at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:659)
at org.eclipse.equinox.launcher.Main.basicRun(Main.java:596)
at org.eclipse.equinox.launcher.Main.run(Main.java:1467)
at org.eclipse.equinox.launcher.Main.main(Main.java:1440)
[2023-03-16 15:16:45] [WARNING] SMT solver failed with error :SMT solver raised an error when submitting script.... while checking expressions.
[2023-03-16 15:16:45] [INFO ] After 25026ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0
Parikh walk visited 0 properties in 0 ms.
Support contains 2 out of 1428 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 1428/1428 places, 151084/151084 transitions.
Drop transitions removed 512 transitions
Reduce isomorphic transitions removed 512 transitions.
Iterating post reduction 0 with 512 rules applied. Total rules applied 512 place count 1428 transition count 150572
Applied a total of 512 rules in 1569 ms. Remains 1428 /1428 variables (removed 0) and now considering 150572/151084 (removed 512) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 1575 ms. Remains : 1428/1428 places, 150572/151084 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 927 ms. (steps per millisecond=10 ) properties (out of 1) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 90 ms. (steps per millisecond=111 ) properties (out of 1) seen :0
Interrupted probabilistic random walk after 5559 steps, run timeout after 3006 ms. (steps per millisecond=1 ) properties seen :{}
Probabilistic random walk after 5559 steps, saw 5193 distinct states, run finished after 3006 ms. (steps per millisecond=1 ) properties seen :0
Running SMT prover for 1 properties.
[2023-03-16 15:16:51] [INFO ] Flow matrix only has 84689 transitions (discarded 65883 similar events)
// Phase 1: matrix 84689 rows 1428 cols
[2023-03-16 15:16:51] [INFO ] Computed 18 place invariants in 406 ms
[2023-03-16 15:16:52] [INFO ] [Real]Absence check using 18 positive place invariants in 15 ms returned sat
[2023-03-16 15:17:13] [INFO ] After 21146ms SMT Verify possible using state equation in real domain returned unsat :0 sat :1
[2023-03-16 15:17:14] [INFO ] State equation strengthened by 773 read => feed constraints.
java.lang.RuntimeException: SMT solver raised an error when submitting script. Raised (error "Failed to assert expression: java.io.IOException: Stream close...
at fr.lip6.move.gal.structural.smt.SMTUtils.execAndCheckResult(SMTUtils.java:251)
at fr.lip6.move.gal.structural.smt.DeadlockTester.verifyPossible(DeadlockTester.java:642)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMTIncremental(DeadlockTester.java:339)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMT(DeadlockTester.java:223)
at fr.lip6.move.gal.application.solver.ReachabilitySolver.applyReductions(ReachabilitySolver.java:95)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.addInvarianceKnowledge(LTLPropertySolver.java:701)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.applyKnowledgeBasedReductions(LTLPropertySolver.java:568)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.checkLTLProperty(LTLPropertySolver.java:261)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.runStutteringLTLTest(LTLPropertySolver.java:225)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.runStructuralLTLCheck(LTLPropertySolver.java:76)
at fr.lip6.move.gal.application.Application.startNoEx(Application.java:762)
at fr.lip6.move.gal.application.Application.start(Application.java:178)
at fr.lip6.move.gal.itscl.application.Application.start(Application.java:45)
at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:203)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:136)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:402)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:255)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:77)
at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
at java.base/java.lang.reflect.Method.invoke(Method.java:568)
at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:659)
at org.eclipse.equinox.launcher.Main.basicRun(Main.java:596)
at org.eclipse.equinox.launcher.Main.run(Main.java:1467)
at org.eclipse.equinox.launcher.Main.main(Main.java:1440)
[2023-03-16 15:17:16] [WARNING] SMT solver failed with error :SMT solver raised an error when submitting script.... while checking expressions.
[2023-03-16 15:17:16] [INFO ] After 25022ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0
Parikh walk visited 0 properties in 0 ms.
Support contains 2 out of 1428 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 1428/1428 places, 150572/150572 transitions.
Applied a total of 0 rules in 1297 ms. Remains 1428 /1428 variables (removed 0) and now considering 150572/150572 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 1297 ms. Remains : 1428/1428 places, 150572/150572 transitions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 1428/1428 places, 150572/150572 transitions.
Applied a total of 0 rules in 1263 ms. Remains 1428 /1428 variables (removed 0) and now considering 150572/150572 (removed 0) transitions.
[2023-03-16 15:17:19] [INFO ] Flow matrix only has 84689 transitions (discarded 65883 similar events)
[2023-03-16 15:17:19] [INFO ] Invariant cache hit.
[2023-03-16 15:17:28] [INFO ] Implicit Places using invariants in 9404 ms returned []
Implicit Place search using SMT only with invariants took 9406 ms to find 0 implicit places.
[2023-03-16 15:17:29] [INFO ] Flow matrix only has 84689 transitions (discarded 65883 similar events)
[2023-03-16 15:17:29] [INFO ] Invariant cache hit.
[2023-03-16 15:17:59] [INFO ] Performed 90802/150572 'is it Dead' test of which 0 returned DEAD in 30 seconds.
[2023-03-16 15:18:18] [INFO ] Dead Transitions using invariants and state equation in 49972 ms found 0 transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 60659 ms. Remains : 1428/1428 places, 150572/150572 transitions.
Knowledge obtained : [p0, (X p0), true, (X (X p0))]
False Knowledge obtained : []
Knowledge based reduction with 4 factoid took 160 ms. Reduced automaton from 2 states, 3 edges and 1 AP (stutter insensitive) to 2 states, 3 edges and 1 AP (stutter insensitive).
Stuttering acceptance computed with spot in 60 ms :[true, (NOT p0)]
Stuttering acceptance computed with spot in 56 ms :[true, (NOT p0)]
Stuttering acceptance computed with spot in 45 ms :[true, (NOT p0)]
Product exploration explored 100000 steps with 0 reset in 9567 ms.
Product exploration explored 100000 steps with 0 reset in 9428 ms.
Support contains 2 out of 1428 places. Attempting structural reductions.
Starting structural reductions in SI_LTL mode, iteration 0 : 1428/1428 places, 151084/151084 transitions.
Applied a total of 0 rules in 995 ms. Remains 1428 /1428 variables (removed 0) and now considering 151084/151084 (removed 0) transitions.
[2023-03-16 15:18:39] [INFO ] Flow matrix only has 84690 transitions (discarded 66394 similar events)
// Phase 1: matrix 84690 rows 1428 cols
[2023-03-16 15:18:40] [INFO ] Computed 18 place invariants in 384 ms
[2023-03-16 15:18:49] [INFO ] Implicit Places using invariants in 9387 ms returned []
Implicit Place search using SMT only with invariants took 9389 ms to find 0 implicit places.
[2023-03-16 15:18:49] [INFO ] Flow matrix only has 84690 transitions (discarded 66394 similar events)
[2023-03-16 15:18:49] [INFO ] Invariant cache hit.
[2023-03-16 15:19:19] [INFO ] Performed 91839/151084 'is it Dead' test of which 0 returned DEAD in 30 seconds.
[2023-03-16 15:19:38] [INFO ] Dead Transitions using invariants and state equation in 49883 ms found 0 transitions.
Finished structural reductions in SI_LTL mode , in 1 iterations and 60272 ms. Remains : 1428/1428 places, 151084/151084 transitions.
Treatment of property RERS17pb114-PT-9-LTLFireability-13 finished in 467219 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(G((p0&&X(p1))))'
Support contains 4 out of 1429 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 1429/1429 places, 151085/151085 transitions.
Applied a total of 0 rules in 620 ms. Remains 1429 /1429 variables (removed 0) and now considering 151085/151085 (removed 0) transitions.
[2023-03-16 15:19:45] [INFO ] Flow matrix only has 84691 transitions (discarded 66394 similar events)
// Phase 1: matrix 84691 rows 1429 cols
[2023-03-16 15:19:46] [INFO ] Computed 18 place invariants in 294 ms
[2023-03-16 15:19:55] [INFO ] Implicit Places using invariants in 9918 ms returned []
Implicit Place search using SMT only with invariants took 9919 ms to find 0 implicit places.
[2023-03-16 15:19:55] [INFO ] Flow matrix only has 84691 transitions (discarded 66394 similar events)
[2023-03-16 15:19:55] [INFO ] Invariant cache hit.
[2023-03-16 15:20:25] [INFO ] Performed 91608/151085 'is it Dead' test of which 0 returned DEAD in 30 seconds.
[2023-03-16 15:20:46] [INFO ] Dead Transitions using invariants and state equation in 50913 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 61458 ms. Remains : 1429/1429 places, 151085/151085 transitions.
Stuttering acceptance computed with spot in 111 ms :[true, (OR (NOT p0) (NOT p1)), (OR (NOT p1) (NOT p0))]
Running random walk in product with property : RERS17pb114-PT-9-LTLFireability-14 automaton TGBA Formula[mat=[[{ cond=true, acceptance={0} source=0 dest: 0}], [{ cond=(NOT p0), acceptance={} source=1 dest: 0}, { cond=p0, acceptance={} source=1 dest: 2}], [{ cond=(OR (NOT p0) (NOT p1)), acceptance={} source=2 dest: 0}, { cond=(AND p0 p1), acceptance={} source=2 dest: 2}]], initial=1, aps=[p0:(OR (LT s349 1) (LT s663 1)), p1:(OR (LT s53 1) (LT s1095 1))], nbAcceptance=1, properties=[trans-labels, explicit-labels, trans-acc, complete, deterministic, no-univ-branch, unambiguous, semi-deterministic, stutter-sensitive, terminal, very-weak, weak, inherently-weak], stateDesc=[null, null, null][false, false, false]]
Entered a terminal (fully accepting) state of product in 66517 steps with 0 reset in 7290 ms.
FORMULA RERS17pb114-PT-9-LTLFireability-14 FALSE TECHNIQUES STUTTER_TEST
Treatment of property RERS17pb114-PT-9-LTLFireability-14 finished in 69334 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(G(F((!p0||G(!p1)))))'
Support contains 4 out of 1429 places. Attempting structural reductions.
Starting structural reductions in SI_LTL mode, iteration 0 : 1429/1429 places, 151085/151085 transitions.
Reduce places removed 1 places and 1 transitions.
Applied a total of 0 rules in 1264 ms. Remains 1428 /1429 variables (removed 1) and now considering 151084/151085 (removed 1) transitions.
[2023-03-16 15:20:55] [INFO ] Flow matrix only has 84690 transitions (discarded 66394 similar events)
// Phase 1: matrix 84690 rows 1428 cols
[2023-03-16 15:20:56] [INFO ] Computed 18 place invariants in 277 ms
[2023-03-16 15:21:05] [INFO ] Implicit Places using invariants in 9718 ms returned []
Implicit Place search using SMT only with invariants took 9719 ms to find 0 implicit places.
[2023-03-16 15:21:05] [INFO ] Flow matrix only has 84690 transitions (discarded 66394 similar events)
[2023-03-16 15:21:05] [INFO ] Invariant cache hit.
[2023-03-16 15:21:35] [INFO ] Performed 94733/151084 'is it Dead' test of which 0 returned DEAD in 30 seconds.
[2023-03-16 15:21:53] [INFO ] Dead Transitions using invariants and state equation in 48445 ms found 0 transitions.
Finished structural reductions in SI_LTL mode , in 1 iterations and 59438 ms. Remains : 1428/1429 places, 151084/151085 transitions.
Stuttering acceptance computed with spot in 97 ms :[(AND p1 p0), (AND p1 p0)]
Running random walk in product with property : RERS17pb114-PT-9-LTLFireability-15 automaton TGBA Formula[mat=[[{ cond=true, acceptance={} source=0 dest: 0}, { cond=(AND p1 p0), acceptance={} source=0 dest: 1}], [{ cond=(AND (NOT p1) p0), acceptance={} source=1 dest: 1}, { cond=(AND p1 p0), acceptance={0} source=1 dest: 1}]], initial=0, aps=[p1:(AND (GEQ s976 1) (GEQ s1319 1)), p0:(AND (GEQ s90 1) (GEQ s376 1))], nbAcceptance=1, properties=[trans-labels, explicit-labels, trans-acc, no-univ-branch, stutter-invariant], stateDesc=[null, null][true, true]]
Product exploration timeout after 97650 steps with 0 reset in 10001 ms.
Product exploration timeout after 97280 steps with 0 reset in 10001 ms.
Computed a total of 0 stabilizing places and 0 stable transitions
Computed a total of 0 stabilizing places and 0 stable transitions
Knowledge obtained : [(AND (NOT p1) (NOT p0)), (X (NOT (AND (NOT p1) p0))), (X (NOT (AND p1 p0))), (X (X (NOT (AND (NOT p1) p0)))), (X (X (NOT (AND p1 p0))))]
False Knowledge obtained : []
Knowledge based reduction with 5 factoid took 187 ms. Reduced automaton from 2 states, 4 edges and 2 AP (stutter insensitive) to 2 states, 4 edges and 2 AP (stutter insensitive).
Stuttering acceptance computed with spot in 69 ms :[(AND p0 p1), (AND p0 p1)]
Incomplete random walk after 10000 steps, including 2 resets, run finished after 734 ms. (steps per millisecond=13 ) properties (out of 2) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 73 ms. (steps per millisecond=137 ) properties (out of 2) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 69 ms. (steps per millisecond=144 ) properties (out of 2) seen :0
Interrupted probabilistic random walk after 6507 steps, run timeout after 3002 ms. (steps per millisecond=2 ) properties seen :{}
Probabilistic random walk after 6507 steps, saw 5704 distinct states, run finished after 3004 ms. (steps per millisecond=2 ) properties seen :0
Running SMT prover for 2 properties.
[2023-03-16 15:22:19] [INFO ] Flow matrix only has 84690 transitions (discarded 66394 similar events)
[2023-03-16 15:22:19] [INFO ] Invariant cache hit.
[2023-03-16 15:22:19] [INFO ] [Real]Absence check using 18 positive place invariants in 16 ms returned sat
[2023-03-16 15:22:41] [INFO ] After 21725ms SMT Verify possible using state equation in real domain returned unsat :0 sat :1 real:1
[2023-03-16 15:22:42] [INFO ] State equation strengthened by 773 read => feed constraints.
java.lang.RuntimeException: SMT solver raised an error when submitting script. Raised (error "Failed to assert expression: java.io.IOException: Broken pipe ...
at fr.lip6.move.gal.structural.smt.SMTUtils.execAndCheckResult(SMTUtils.java:251)
at fr.lip6.move.gal.structural.smt.DeadlockTester.verifyPossible(DeadlockTester.java:642)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMTIncremental(DeadlockTester.java:339)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMT(DeadlockTester.java:223)
at fr.lip6.move.gal.application.solver.ReachabilitySolver.applyReductions(ReachabilitySolver.java:95)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.addInvarianceKnowledge(LTLPropertySolver.java:701)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.applyKnowledgeBasedReductions(LTLPropertySolver.java:568)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.checkLTLProperty(LTLPropertySolver.java:251)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.runStutteringLTLTest(LTLPropertySolver.java:225)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.runStructuralLTLCheck(LTLPropertySolver.java:76)
at fr.lip6.move.gal.application.Application.startNoEx(Application.java:762)
at fr.lip6.move.gal.application.Application.start(Application.java:178)
at fr.lip6.move.gal.itscl.application.Application.start(Application.java:45)
at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:203)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:136)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:402)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:255)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:77)
at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
at java.base/java.lang.reflect.Method.invoke(Method.java:568)
at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:659)
at org.eclipse.equinox.launcher.Main.basicRun(Main.java:596)
at org.eclipse.equinox.launcher.Main.run(Main.java:1467)
at org.eclipse.equinox.launcher.Main.main(Main.java:1440)
[2023-03-16 15:22:44] [WARNING] SMT solver failed with error :SMT solver raised an error when submitting script.... while checking expressions.
[2023-03-16 15:22:44] [INFO ] After 25036ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0
Fused 2 Parikh solutions to 1 different solutions.
Parikh walk visited 0 properties in 0 ms.
Support contains 4 out of 1428 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 1428/1428 places, 151084/151084 transitions.
Drop transitions removed 512 transitions
Reduce isomorphic transitions removed 512 transitions.
Iterating post reduction 0 with 512 rules applied. Total rules applied 512 place count 1428 transition count 150572
Applied a total of 512 rules in 1402 ms. Remains 1428 /1428 variables (removed 0) and now considering 150572/151084 (removed 512) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 1407 ms. Remains : 1428/1428 places, 150572/151084 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 693 ms. (steps per millisecond=14 ) properties (out of 2) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 66 ms. (steps per millisecond=151 ) properties (out of 2) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 64 ms. (steps per millisecond=156 ) properties (out of 2) seen :0
Interrupted probabilistic random walk after 6872 steps, run timeout after 3005 ms. (steps per millisecond=2 ) properties seen :{}
Probabilistic random walk after 6872 steps, saw 6405 distinct states, run finished after 3008 ms. (steps per millisecond=2 ) properties seen :0
Running SMT prover for 2 properties.
[2023-03-16 15:22:50] [INFO ] Flow matrix only has 84689 transitions (discarded 65883 similar events)
// Phase 1: matrix 84689 rows 1428 cols
[2023-03-16 15:22:50] [INFO ] Computed 18 place invariants in 288 ms
[2023-03-16 15:22:50] [INFO ] [Real]Absence check using 18 positive place invariants in 16 ms returned sat
[2023-03-16 15:23:11] [INFO ] After 20797ms SMT Verify possible using state equation in real domain returned unsat :0 sat :1 real:1
[2023-03-16 15:23:12] [INFO ] State equation strengthened by 773 read => feed constraints.
java.lang.RuntimeException: SMT solver raised an error when submitting script. Raised (error "Failed to assert expression: java.io.IOException: Stream close...
at fr.lip6.move.gal.structural.smt.SMTUtils.execAndCheckResult(SMTUtils.java:251)
at fr.lip6.move.gal.structural.smt.DeadlockTester.verifyPossible(DeadlockTester.java:642)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMTIncremental(DeadlockTester.java:339)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMT(DeadlockTester.java:223)
at fr.lip6.move.gal.application.solver.ReachabilitySolver.applyReductions(ReachabilitySolver.java:95)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.addInvarianceKnowledge(LTLPropertySolver.java:701)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.applyKnowledgeBasedReductions(LTLPropertySolver.java:568)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.checkLTLProperty(LTLPropertySolver.java:251)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.runStutteringLTLTest(LTLPropertySolver.java:225)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.runStructuralLTLCheck(LTLPropertySolver.java:76)
at fr.lip6.move.gal.application.Application.startNoEx(Application.java:762)
at fr.lip6.move.gal.application.Application.start(Application.java:178)
at fr.lip6.move.gal.itscl.application.Application.start(Application.java:45)
at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:203)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:136)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:402)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:255)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:77)
at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
at java.base/java.lang.reflect.Method.invoke(Method.java:568)
at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:659)
at org.eclipse.equinox.launcher.Main.basicRun(Main.java:596)
at org.eclipse.equinox.launcher.Main.run(Main.java:1467)
at org.eclipse.equinox.launcher.Main.main(Main.java:1440)
[2023-03-16 15:23:15] [WARNING] SMT solver failed with error :SMT solver raised an error when submitting script.... while checking expressions.
[2023-03-16 15:23:15] [INFO ] After 25038ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0
Fused 2 Parikh solutions to 1 different solutions.
Parikh walk visited 0 properties in 0 ms.
Support contains 4 out of 1428 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 1428/1428 places, 150572/150572 transitions.
Applied a total of 0 rules in 1601 ms. Remains 1428 /1428 variables (removed 0) and now considering 150572/150572 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 1601 ms. Remains : 1428/1428 places, 150572/150572 transitions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 1428/1428 places, 150572/150572 transitions.
Applied a total of 0 rules in 1548 ms. Remains 1428 /1428 variables (removed 0) and now considering 150572/150572 (removed 0) transitions.
[2023-03-16 15:23:18] [INFO ] Flow matrix only has 84689 transitions (discarded 65883 similar events)
[2023-03-16 15:23:19] [INFO ] Invariant cache hit.
[2023-03-16 15:23:28] [INFO ] Implicit Places using invariants in 9214 ms returned []
Implicit Place search using SMT only with invariants took 9215 ms to find 0 implicit places.
[2023-03-16 15:23:28] [INFO ] Flow matrix only has 84689 transitions (discarded 65883 similar events)
[2023-03-16 15:23:28] [INFO ] Invariant cache hit.
[2023-03-16 15:23:58] [INFO ] Performed 98008/150572 'is it Dead' test of which 0 returned DEAD in 30 seconds.
[2023-03-16 15:24:14] [INFO ] Dead Transitions using invariants and state equation in 46246 ms found 0 transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 57029 ms. Remains : 1428/1428 places, 150572/150572 transitions.
Knowledge obtained : [(AND (NOT p1) (NOT p0)), (X (NOT (AND (NOT p1) p0))), (X (NOT (AND p1 p0))), (X (X (NOT (AND (NOT p1) p0)))), (X (X (NOT (AND p1 p0))))]
False Knowledge obtained : []
Knowledge based reduction with 5 factoid took 228 ms. Reduced automaton from 2 states, 4 edges and 2 AP (stutter insensitive) to 2 states, 4 edges and 2 AP (stutter insensitive).
Stuttering acceptance computed with spot in 82 ms :[(AND p0 p1), (AND p0 p1)]
Stuttering acceptance computed with spot in 77 ms :[(AND p0 p1), (AND p0 p1)]
Support contains 4 out of 1428 places. Attempting structural reductions.
Starting structural reductions in SI_LTL mode, iteration 0 : 1428/1428 places, 151084/151084 transitions.
Applied a total of 0 rules in 1244 ms. Remains 1428 /1428 variables (removed 0) and now considering 151084/151084 (removed 0) transitions.
[2023-03-16 15:24:16] [INFO ] Flow matrix only has 84690 transitions (discarded 66394 similar events)
// Phase 1: matrix 84690 rows 1428 cols
[2023-03-16 15:24:16] [INFO ] Computed 18 place invariants in 343 ms
[2023-03-16 15:24:26] [INFO ] Implicit Places using invariants in 9599 ms returned []
Implicit Place search using SMT only with invariants took 9602 ms to find 0 implicit places.
[2023-03-16 15:24:26] [INFO ] Flow matrix only has 84690 transitions (discarded 66394 similar events)
[2023-03-16 15:24:26] [INFO ] Invariant cache hit.
[2023-03-16 15:24:56] [INFO ] Performed 92395/151084 'is it Dead' test of which 0 returned DEAD in 30 seconds.
[2023-03-16 15:25:15] [INFO ] Dead Transitions using invariants and state equation in 49499 ms found 0 transitions.
Finished structural reductions in SI_LTL mode , in 1 iterations and 60350 ms. Remains : 1428/1428 places, 151084/151084 transitions.
Computed a total of 0 stabilizing places and 0 stable transitions
Computed a total of 0 stabilizing places and 0 stable transitions
Knowledge obtained : [(AND (NOT p0) (NOT p1)), (X (NOT (AND p0 p1))), (X (NOT (AND p0 (NOT p1)))), (X (X (NOT (AND p0 p1)))), (X (X (NOT (AND p0 (NOT p1)))))]
False Knowledge obtained : []
Knowledge based reduction with 5 factoid took 180 ms. Reduced automaton from 2 states, 4 edges and 2 AP (stutter insensitive) to 2 states, 4 edges and 2 AP (stutter insensitive).
Stuttering acceptance computed with spot in 75 ms :[(AND p0 p1), (AND p0 p1)]
Incomplete random walk after 10000 steps, including 2 resets, run finished after 793 ms. (steps per millisecond=12 ) properties (out of 2) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 68 ms. (steps per millisecond=147 ) properties (out of 2) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 69 ms. (steps per millisecond=144 ) properties (out of 2) seen :0
Interrupted probabilistic random walk after 7044 steps, run timeout after 3005 ms. (steps per millisecond=2 ) properties seen :{}
Probabilistic random walk after 7044 steps, saw 6167 distinct states, run finished after 3005 ms. (steps per millisecond=2 ) properties seen :0
Running SMT prover for 2 properties.
[2023-03-16 15:25:21] [INFO ] Flow matrix only has 84690 transitions (discarded 66394 similar events)
[2023-03-16 15:25:21] [INFO ] Invariant cache hit.
[2023-03-16 15:25:21] [INFO ] [Real]Absence check using 18 positive place invariants in 14 ms returned sat
[2023-03-16 15:25:42] [INFO ] After 21288ms SMT Verify possible using state equation in real domain returned unsat :0 sat :1 real:1
[2023-03-16 15:25:43] [INFO ] State equation strengthened by 773 read => feed constraints.
java.lang.RuntimeException: SMT solver raised an error when submitting script. Raised (error "Failed to assert expression: java.io.IOException: Stream close...
at fr.lip6.move.gal.structural.smt.SMTUtils.execAndCheckResult(SMTUtils.java:251)
at fr.lip6.move.gal.structural.smt.DeadlockTester.verifyPossible(DeadlockTester.java:642)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMTIncremental(DeadlockTester.java:339)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMT(DeadlockTester.java:223)
at fr.lip6.move.gal.application.solver.ReachabilitySolver.applyReductions(ReachabilitySolver.java:95)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.addInvarianceKnowledge(LTLPropertySolver.java:701)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.applyKnowledgeBasedReductions(LTLPropertySolver.java:568)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.checkLTLProperty(LTLPropertySolver.java:261)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.runStutteringLTLTest(LTLPropertySolver.java:225)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.runStructuralLTLCheck(LTLPropertySolver.java:76)
at fr.lip6.move.gal.application.Application.startNoEx(Application.java:762)
at fr.lip6.move.gal.application.Application.start(Application.java:178)
at fr.lip6.move.gal.itscl.application.Application.start(Application.java:45)
at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:203)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:136)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:402)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:255)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:77)
at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
at java.base/java.lang.reflect.Method.invoke(Method.java:568)
at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:659)
at org.eclipse.equinox.launcher.Main.basicRun(Main.java:596)
at org.eclipse.equinox.launcher.Main.run(Main.java:1467)
at org.eclipse.equinox.launcher.Main.main(Main.java:1440)
[2023-03-16 15:25:46] [WARNING] SMT solver failed with error :SMT solver raised an error when submitting script.... while checking expressions.
[2023-03-16 15:25:46] [INFO ] After 25024ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0
Fused 2 Parikh solutions to 1 different solutions.
Parikh walk visited 0 properties in 0 ms.
Support contains 4 out of 1428 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 1428/1428 places, 151084/151084 transitions.
Drop transitions removed 512 transitions
Reduce isomorphic transitions removed 512 transitions.
Iterating post reduction 0 with 512 rules applied. Total rules applied 512 place count 1428 transition count 150572
Applied a total of 512 rules in 1498 ms. Remains 1428 /1428 variables (removed 0) and now considering 150572/151084 (removed 512) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 1502 ms. Remains : 1428/1428 places, 150572/151084 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 689 ms. (steps per millisecond=14 ) properties (out of 2) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 84 ms. (steps per millisecond=119 ) properties (out of 2) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 85 ms. (steps per millisecond=117 ) properties (out of 2) seen :0
Interrupted probabilistic random walk after 5536 steps, run timeout after 3007 ms. (steps per millisecond=1 ) properties seen :{}
Probabilistic random walk after 5536 steps, saw 5172 distinct states, run finished after 3009 ms. (steps per millisecond=1 ) properties seen :0
Running SMT prover for 2 properties.
[2023-03-16 15:25:52] [INFO ] Flow matrix only has 84689 transitions (discarded 65883 similar events)
// Phase 1: matrix 84689 rows 1428 cols
[2023-03-16 15:25:52] [INFO ] Computed 18 place invariants in 346 ms
[2023-03-16 15:25:52] [INFO ] [Real]Absence check using 18 positive place invariants in 17 ms returned sat
[2023-03-16 15:26:14] [INFO ] After 21258ms SMT Verify possible using state equation in real domain returned unsat :0 sat :1 real:1
[2023-03-16 15:26:14] [INFO ] State equation strengthened by 773 read => feed constraints.
java.lang.RuntimeException: SMT solver raised an error when submitting script. Raised (error "Failed to assert expression: java.io.IOException: Broken pipe ...
at fr.lip6.move.gal.structural.smt.SMTUtils.execAndCheckResult(SMTUtils.java:251)
at fr.lip6.move.gal.structural.smt.DeadlockTester.verifyPossible(DeadlockTester.java:642)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMTIncremental(DeadlockTester.java:339)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMT(DeadlockTester.java:223)
at fr.lip6.move.gal.application.solver.ReachabilitySolver.applyReductions(ReachabilitySolver.java:95)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.addInvarianceKnowledge(LTLPropertySolver.java:701)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.applyKnowledgeBasedReductions(LTLPropertySolver.java:568)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.checkLTLProperty(LTLPropertySolver.java:261)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.runStutteringLTLTest(LTLPropertySolver.java:225)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.runStructuralLTLCheck(LTLPropertySolver.java:76)
at fr.lip6.move.gal.application.Application.startNoEx(Application.java:762)
at fr.lip6.move.gal.application.Application.start(Application.java:178)
at fr.lip6.move.gal.itscl.application.Application.start(Application.java:45)
at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:203)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:136)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:402)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:255)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:77)
at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
at java.base/java.lang.reflect.Method.invoke(Method.java:568)
at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:659)
at org.eclipse.equinox.launcher.Main.basicRun(Main.java:596)
at org.eclipse.equinox.launcher.Main.run(Main.java:1467)
at org.eclipse.equinox.launcher.Main.main(Main.java:1440)
[2023-03-16 15:26:17] [WARNING] SMT solver failed with error :SMT solver raised an error when submitting script.... while checking expressions.
[2023-03-16 15:26:17] [INFO ] After 25029ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0
Fused 2 Parikh solutions to 1 different solutions.
Parikh walk visited 0 properties in 0 ms.
Support contains 4 out of 1428 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 1428/1428 places, 150572/150572 transitions.
Applied a total of 0 rules in 1319 ms. Remains 1428 /1428 variables (removed 0) and now considering 150572/150572 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 1321 ms. Remains : 1428/1428 places, 150572/150572 transitions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 1428/1428 places, 150572/150572 transitions.
Applied a total of 0 rules in 1271 ms. Remains 1428 /1428 variables (removed 0) and now considering 150572/150572 (removed 0) transitions.
[2023-03-16 15:26:20] [INFO ] Flow matrix only has 84689 transitions (discarded 65883 similar events)
[2023-03-16 15:26:20] [INFO ] Invariant cache hit.
[2023-03-16 15:26:29] [INFO ] Implicit Places using invariants in 9170 ms returned []
Implicit Place search using SMT only with invariants took 9173 ms to find 0 implicit places.
[2023-03-16 15:26:29] [INFO ] Flow matrix only has 84689 transitions (discarded 65883 similar events)
[2023-03-16 15:26:29] [INFO ] Invariant cache hit.
[2023-03-16 15:26:59] [INFO ] Performed 91887/150572 'is it Dead' test of which 0 returned DEAD in 30 seconds.
[2023-03-16 15:27:19] [INFO ] Dead Transitions using invariants and state equation in 50107 ms found 0 transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 60571 ms. Remains : 1428/1428 places, 150572/150572 transitions.
Knowledge obtained : [(AND (NOT p0) (NOT p1)), (X (NOT (AND p0 p1))), (X (NOT (AND p0 (NOT p1)))), (X (X (NOT (AND p0 p1)))), (X (X (NOT (AND p0 (NOT p1)))))]
False Knowledge obtained : []
Knowledge based reduction with 5 factoid took 224 ms. Reduced automaton from 2 states, 4 edges and 2 AP (stutter insensitive) to 2 states, 4 edges and 2 AP (stutter insensitive).
Stuttering acceptance computed with spot in 81 ms :[(AND p0 p1), (AND p0 p1)]
Stuttering acceptance computed with spot in 66 ms :[(AND p0 p1), (AND p0 p1)]
Stuttering acceptance computed with spot in 68 ms :[(AND p0 p1), (AND p0 p1)]
Product exploration timeout after 85260 steps with 0 reset in 10001 ms.
Product exploration timeout after 84130 steps with 0 reset in 10001 ms.
Support contains 4 out of 1428 places. Attempting structural reductions.
Starting structural reductions in SI_LTL mode, iteration 0 : 1428/1428 places, 151084/151084 transitions.
Applied a total of 0 rules in 1173 ms. Remains 1428 /1428 variables (removed 0) and now considering 151084/151084 (removed 0) transitions.
[2023-03-16 15:27:41] [INFO ] Flow matrix only has 84690 transitions (discarded 66394 similar events)
// Phase 1: matrix 84690 rows 1428 cols
[2023-03-16 15:27:41] [INFO ] Computed 18 place invariants in 291 ms
[2023-03-16 15:27:50] [INFO ] Implicit Places using invariants in 9084 ms returned []
Implicit Place search using SMT only with invariants took 9109 ms to find 0 implicit places.
[2023-03-16 15:27:50] [INFO ] Flow matrix only has 84690 transitions (discarded 66394 similar events)
[2023-03-16 15:27:50] [INFO ] Invariant cache hit.
[2023-03-16 15:28:20] [INFO ] Performed 92902/151084 'is it Dead' test of which 0 returned DEAD in 30 seconds.
[2023-03-16 15:28:40] [INFO ] Dead Transitions using invariants and state equation in 49558 ms found 0 transitions.
Finished structural reductions in SI_LTL mode , in 1 iterations and 59848 ms. Remains : 1428/1428 places, 151084/151084 transitions.
Treatment of property RERS17pb114-PT-9-LTLFireability-15 finished in 472533 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(F(((!p0 U (G(!p0)||p1)) U (G((!p0 U (p1||G(!p0))))||(G(!p2)&&(!p0 U (p1||G(!p0))))))))'
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(G(p0))'
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(G(F((!p0||G(!p1)))))'
[2023-03-16 15:28:50] [INFO ] Flatten gal took : 3166 ms
[2023-03-16 15:28:50] [INFO ] Export to MCC of 3 properties in file /home/mcc/execution/LTLFireability.sr.xml took 2 ms.
[2023-03-16 15:28:51] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 1429 places, 151085 transitions and 604235 arcs took 323 ms.
Total runtime 2314001 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT RERS17pb114-PT-9
BK_EXAMINATION: LTLFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/373
LTLFireability
TIME LIMIT: Killed by timeout after 3600 seconds
MemTotal: 16393216 kB
MemFree: 13249208 kB
After kill :
MemTotal: 16393216 kB
MemFree: 15900604 kB

BK_TIME_CONFINEMENT_REACHED

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination LTLFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/373/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/373/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/373/LTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:436
lola: rewrite Frontend/Parser/formula_rewrite.k:521
lola: rewrite Frontend/Parser/formula_rewrite.k:433
lola: Rule S: 0 transitions removed,0 places removed
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 48 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 53 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 58 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 63 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 68 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 73 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 78 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 83 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 88 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 93 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 98 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 103 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 108 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 113 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 118 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 123 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 128 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 133 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 138 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 143 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 148 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 153 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 158 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 163 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 168 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 173 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 178 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 183 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 188 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 193 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 198 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 203 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 208 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 213 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 218 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 223 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 228 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 233 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 238 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 243 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 248 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 253 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 258 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 263 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 268 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 273 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 278 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 283 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 288 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 293 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 298 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 303 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 308 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 313 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 318 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 323 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 328 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 333 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 338 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 343 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 348 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 353 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 358 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 363 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 368 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 373 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 378 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 383 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 388 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 393 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 398 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 403 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 408 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 413 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 418 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 423 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 428 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 433 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 438 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 443 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 448 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 453 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 458 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 463 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 468 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 473 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 478 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 483 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 488 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 493 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 498 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 503 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 508 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 513 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 518 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 523 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 528 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 533 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 538 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 543 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 548 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 553 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 558 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 563 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 568 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 573 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 578 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 583 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 588 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 593 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 598 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 603 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 608 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 613 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 618 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 623 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 628 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 633 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 638 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 643 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 648 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 653 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 658 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 663 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 668 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
lola: Created skeleton in 590.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 673 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 678 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 683 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 688 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 693 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 698 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 703 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 708 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 713 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 718 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 723 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 728 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 733 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 738 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 743 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 748 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 753 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 758 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 763 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 768 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 773 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 778 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 783 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 788 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 793 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 798 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 803 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 808 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 813 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 818 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 823 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 828 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 833 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 838 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 843 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 848 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 853 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 858 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 863 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 868 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 873 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 878 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 883 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 888 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 893 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 898 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 903 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 908 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 913 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 918 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 923 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 928 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 933 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 938 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 943 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 948 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 953 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 958 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 963 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 968 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 973 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 978 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 983 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 988 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 993 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 998 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1003 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1008 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1013 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1018 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1023 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1028 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1033 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1038 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1043 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1048 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1053 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1058 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1063 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1068 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1073 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1078 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1083 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1088 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1093 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1098 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1103 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1108 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1113 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1118 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1123 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1128 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1133 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1138 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1143 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1148 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1153 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1158 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1163 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1168 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1173 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1178 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1183 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1188 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1193 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1198 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1203 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1208 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1213 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1218 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1223 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1228 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1233 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1238 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1243 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1248 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1253 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1258 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1263 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1268 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
lola: Created skeleton in 597.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1273 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-9-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-9-LTLFireability-13: AG 0 0 0 0 0 0 0 0
RERS17pb114-PT-9-LTLFireability-15: LTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1278 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
lola: caught signal Terminated - aborting LoLA

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb114-PT-9-LTLFireability-07: LTL unknown AGGR
RERS17pb114-PT-9-LTLFireability-13: AG unknown AGGR
RERS17pb114-PT-9-LTLFireability-15: LTL unknown AGGR


Time elapsed: 1283 secs. Pages in use: 0

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="RERS17pb114-PT-9"
export BK_EXAMINATION="LTLFireability"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is RERS17pb114-PT-9, examination is LTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r327-tall-167889199200140"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/RERS17pb114-PT-9.tgz
mv RERS17pb114-PT-9 execution
cd execution
if [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "UpperBounds" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] || [ "LTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' LTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;