Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r327-tall-167889199200123.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is RERS17pb114-PT-7, examination is LTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r327-tall-167889199200123
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 73M
-rw-r--r-- 1 mcc users 6.0K Feb 26 04:41 CTLCardinality.txt
-rw-r--r-- 1 mcc users 59K Feb 26 04:41 CTLCardinality.xml
-rw-r--r-- 1 mcc users 6.4K Feb 26 04:37 CTLFireability.txt
-rw-r--r-- 1 mcc users 44K Feb 26 04:37 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:41 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.5K Jan 29 11:41 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.4K Feb 25 16:38 LTLCardinality.txt
-rw-r--r-- 1 mcc users 24K Feb 25 16:38 LTLCardinality.xml
-rw-r--r-- 1 mcc users 3.1K Feb 25 16:38 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K Feb 25 16:38 LTLFireability.xml
-rw-r--r-- 1 mcc users 11K Feb 26 04:53 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 115K Feb 26 04:53 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 14K Feb 26 04:46 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 90K Feb 26 04:46 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Feb 25 16:38 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Feb 25 16:38 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 equiv_col
-rw-r--r-- 1 mcc users 2 Mar 5 18:23 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 iscolored
-rw-r--r-- 1 mcc users 73M Mar 5 18:23 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME RERS17pb114-PT-7-LTLCardinality-00
FORMULA_NAME RERS17pb114-PT-7-LTLCardinality-01
FORMULA_NAME RERS17pb114-PT-7-LTLCardinality-02
FORMULA_NAME RERS17pb114-PT-7-LTLCardinality-03
FORMULA_NAME RERS17pb114-PT-7-LTLCardinality-04
FORMULA_NAME RERS17pb114-PT-7-LTLCardinality-05
FORMULA_NAME RERS17pb114-PT-7-LTLCardinality-06
FORMULA_NAME RERS17pb114-PT-7-LTLCardinality-07
FORMULA_NAME RERS17pb114-PT-7-LTLCardinality-08
FORMULA_NAME RERS17pb114-PT-7-LTLCardinality-09
FORMULA_NAME RERS17pb114-PT-7-LTLCardinality-10
FORMULA_NAME RERS17pb114-PT-7-LTLCardinality-11
FORMULA_NAME RERS17pb114-PT-7-LTLCardinality-12
FORMULA_NAME RERS17pb114-PT-7-LTLCardinality-13
FORMULA_NAME RERS17pb114-PT-7-LTLCardinality-14
FORMULA_NAME RERS17pb114-PT-7-LTLCardinality-15

=== Now, execution of the tool begins

BK_START 1678970988442

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=LTLCardinality
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=RERS17pb114-PT-7
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-16 12:49:50] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, LTLCardinality, -timeout, 360, -rebuildPNML]
[2023-03-16 12:49:50] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-16 12:49:52] [INFO ] Load time of PNML (sax parser for PT used): 2031 ms
[2023-03-16 12:49:52] [INFO ] Transformed 1446 places.
[2023-03-16 12:49:52] [INFO ] Transformed 151085 transitions.
[2023-03-16 12:49:52] [INFO ] Parsed PT model containing 1446 places and 151085 transitions and 604252 arcs in 2613 ms.
Parsed 16 properties from file /home/mcc/execution/LTLCardinality.xml in 9 ms.
Working with output stream class java.io.PrintStream
Initial state reduction rules removed 3 formulas.
FORMULA RERS17pb114-PT-7-LTLCardinality-07 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA RERS17pb114-PT-7-LTLCardinality-09 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA RERS17pb114-PT-7-LTLCardinality-11 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
Support contains 39 out of 1446 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 1446/1446 places, 151085/151085 transitions.
Ensure Unique test removed 17 places
Iterating post reduction 0 with 17 rules applied. Total rules applied 17 place count 1429 transition count 151085
Applied a total of 17 rules in 1224 ms. Remains 1429 /1446 variables (removed 17) and now considering 151085/151085 (removed 0) transitions.
[2023-03-16 12:49:55] [INFO ] Flow matrix only has 84691 transitions (discarded 66394 similar events)
// Phase 1: matrix 84691 rows 1429 cols
[2023-03-16 12:49:55] [INFO ] Computed 18 place invariants in 502 ms
[2023-03-16 12:50:05] [INFO ] Implicit Places using invariants in 9906 ms returned []
Implicit Place search using SMT only with invariants took 9935 ms to find 0 implicit places.
[2023-03-16 12:50:05] [INFO ] Flow matrix only has 84691 transitions (discarded 66394 similar events)
[2023-03-16 12:50:05] [INFO ] Invariant cache hit.
[2023-03-16 12:50:35] [INFO ] Performed 98144/151085 'is it Dead' test of which 0 returned DEAD in 30 seconds.
[2023-03-16 12:50:51] [INFO ] Dead Transitions using invariants and state equation in 46427 ms found 0 transitions.
Starting structural reductions in LTL mode, iteration 1 : 1429/1446 places, 151085/151085 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 57609 ms. Remains : 1429/1446 places, 151085/151085 transitions.
Support contains 39 out of 1429 places after structural reductions.
[2023-03-16 12:50:56] [INFO ] Flatten gal took : 3613 ms
[2023-03-16 12:50:59] [INFO ] Flatten gal took : 3477 ms
[2023-03-16 12:51:07] [INFO ] Input system was already deterministic with 151085 transitions.
Support contains 38 out of 1429 places (down from 39) after GAL structural reductions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 1354 ms. (steps per millisecond=7 ) properties (out of 27) seen :9
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 31 ms. (steps per millisecond=32 ) properties (out of 18) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 27 ms. (steps per millisecond=37 ) properties (out of 18) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 26 ms. (steps per millisecond=38 ) properties (out of 18) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 25 ms. (steps per millisecond=40 ) properties (out of 18) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 28 ms. (steps per millisecond=35 ) properties (out of 18) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 28 ms. (steps per millisecond=35 ) properties (out of 18) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 27 ms. (steps per millisecond=37 ) properties (out of 18) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 27 ms. (steps per millisecond=37 ) properties (out of 18) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 27 ms. (steps per millisecond=37 ) properties (out of 18) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 28 ms. (steps per millisecond=35 ) properties (out of 18) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 26 ms. (steps per millisecond=38 ) properties (out of 18) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 24 ms. (steps per millisecond=41 ) properties (out of 18) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 26 ms. (steps per millisecond=38 ) properties (out of 18) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 26 ms. (steps per millisecond=38 ) properties (out of 18) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 24 ms. (steps per millisecond=41 ) properties (out of 18) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 27 ms. (steps per millisecond=37 ) properties (out of 18) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 28 ms. (steps per millisecond=35 ) properties (out of 18) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 27 ms. (steps per millisecond=37 ) properties (out of 18) seen :0
Running SMT prover for 18 properties.
[2023-03-16 12:51:10] [INFO ] Flow matrix only has 84691 transitions (discarded 66394 similar events)
[2023-03-16 12:51:10] [INFO ] Invariant cache hit.
[2023-03-16 12:51:10] [INFO ] After 600ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:18
[2023-03-16 12:51:11] [INFO ] [Nat]Absence check using 18 positive place invariants in 17 ms returned sat
[2023-03-16 12:51:35] [INFO ] After 23985ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :18
[2023-03-16 12:51:38] [INFO ] State equation strengthened by 2342 read => feed constraints.
java.lang.RuntimeException: SMT solver raised an error when submitting script. Raised (error "Failed to assert expression: java.io.IOException: Stream close...
at fr.lip6.move.gal.structural.smt.SMTUtils.execAndCheckResult(SMTUtils.java:251)
at fr.lip6.move.gal.structural.smt.DeadlockTester.verifyPossible(DeadlockTester.java:642)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMTIncremental(DeadlockTester.java:350)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMT(DeadlockTester.java:223)
at fr.lip6.move.gal.application.solver.ReachabilitySolver.applyReductions(ReachabilitySolver.java:95)
at fr.lip6.move.gal.application.solver.logic.AtomicReducerSR.checkAtomicPropositionsLogic(AtomicReducerSR.java:105)
at fr.lip6.move.gal.application.solver.logic.AtomicReducerSR.strongReductions(AtomicReducerSR.java:44)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.preSolveForLogic(LTLPropertySolver.java:176)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.runStructuralLTLCheck(LTLPropertySolver.java:71)
at fr.lip6.move.gal.application.Application.startNoEx(Application.java:762)
at fr.lip6.move.gal.application.Application.start(Application.java:178)
at fr.lip6.move.gal.itscl.application.Application.start(Application.java:45)
at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:203)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:136)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:402)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:255)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:77)
at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
at java.base/java.lang.reflect.Method.invoke(Method.java:568)
at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:659)
at org.eclipse.equinox.launcher.Main.basicRun(Main.java:596)
at org.eclipse.equinox.launcher.Main.run(Main.java:1467)
at org.eclipse.equinox.launcher.Main.main(Main.java:1440)
[2023-03-16 12:51:38] [WARNING] SMT solver failed with error :SMT solver raised an error when submitting script.... while checking expressions.
[2023-03-16 12:51:38] [INFO ] After 27283ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :0 real:18
Fused 18 Parikh solutions to 1 different solutions.
Parikh walk visited 0 properties in 1 ms.
Support contains 23 out of 1429 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 1429/1429 places, 151085/151085 transitions.
Drop transitions removed 512 transitions
Reduce isomorphic transitions removed 512 transitions.
Iterating post reduction 0 with 512 rules applied. Total rules applied 512 place count 1429 transition count 150573
Reduce places removed 1 places and 1 transitions.
Iterating global reduction 1 with 1 rules applied. Total rules applied 513 place count 1428 transition count 150572
Applied a total of 513 rules in 3294 ms. Remains 1428 /1429 variables (removed 1) and now considering 150572/151085 (removed 513) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 3298 ms. Remains : 1428/1429 places, 150572/151085 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 1121 ms. (steps per millisecond=8 ) properties (out of 18) seen :4
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 86 ms. (steps per millisecond=116 ) properties (out of 14) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 90 ms. (steps per millisecond=111 ) properties (out of 14) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 120 ms. (steps per millisecond=83 ) properties (out of 14) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 83 ms. (steps per millisecond=120 ) properties (out of 14) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 120 ms. (steps per millisecond=83 ) properties (out of 14) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 98 ms. (steps per millisecond=102 ) properties (out of 14) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 125 ms. (steps per millisecond=80 ) properties (out of 14) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 123 ms. (steps per millisecond=81 ) properties (out of 14) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 122 ms. (steps per millisecond=81 ) properties (out of 14) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 124 ms. (steps per millisecond=80 ) properties (out of 14) seen :0
Incomplete Best-First random walk after 10000 steps, including 2 resets, run finished after 86 ms. (steps per millisecond=116 ) properties (out of 14) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 86 ms. (steps per millisecond=116 ) properties (out of 14) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 88 ms. (steps per millisecond=113 ) properties (out of 14) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 94 ms. (steps per millisecond=106 ) properties (out of 14) seen :0
Running SMT prover for 14 properties.
[2023-03-16 12:51:44] [INFO ] Flow matrix only has 84689 transitions (discarded 65883 similar events)
// Phase 1: matrix 84689 rows 1428 cols
[2023-03-16 12:51:44] [INFO ] Computed 18 place invariants in 377 ms
[2023-03-16 12:51:45] [INFO ] After 505ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:14
[2023-03-16 12:51:45] [INFO ] [Nat]Absence check using 18 positive place invariants in 15 ms returned sat
[2023-03-16 12:52:10] [INFO ] After 24405ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :14
[2023-03-16 12:52:11] [INFO ] State equation strengthened by 773 read => feed constraints.
java.lang.RuntimeException: SMT solver raised an error when submitting script. Raised (error "Failed to assert expression: java.io.IOException: Stream close...
at fr.lip6.move.gal.structural.smt.SMTUtils.execAndCheckResult(SMTUtils.java:251)
at fr.lip6.move.gal.structural.smt.DeadlockTester.verifyPossible(DeadlockTester.java:642)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMTIncremental(DeadlockTester.java:350)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMT(DeadlockTester.java:223)
at fr.lip6.move.gal.application.solver.ReachabilitySolver.applyReductions(ReachabilitySolver.java:95)
at fr.lip6.move.gal.application.solver.logic.AtomicReducerSR.checkAtomicPropositionsLogic(AtomicReducerSR.java:105)
at fr.lip6.move.gal.application.solver.logic.AtomicReducerSR.strongReductions(AtomicReducerSR.java:44)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.preSolveForLogic(LTLPropertySolver.java:176)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.runStructuralLTLCheck(LTLPropertySolver.java:71)
at fr.lip6.move.gal.application.Application.startNoEx(Application.java:762)
at fr.lip6.move.gal.application.Application.start(Application.java:178)
at fr.lip6.move.gal.itscl.application.Application.start(Application.java:45)
at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:203)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:136)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:402)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:255)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:77)
at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
at java.base/java.lang.reflect.Method.invoke(Method.java:568)
at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:659)
at org.eclipse.equinox.launcher.Main.basicRun(Main.java:596)
at org.eclipse.equinox.launcher.Main.run(Main.java:1467)
at org.eclipse.equinox.launcher.Main.main(Main.java:1440)
[2023-03-16 12:52:11] [WARNING] SMT solver failed with error :SMT solver raised an error when submitting script.... while checking expressions.
[2023-03-16 12:52:11] [INFO ] After 26087ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :0 real:14
Fused 14 Parikh solutions to 1 different solutions.
Parikh walk visited 0 properties in 0 ms.
Support contains 18 out of 1428 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 1428/1428 places, 150572/150572 transitions.
Applied a total of 0 rules in 1237 ms. Remains 1428 /1428 variables (removed 0) and now considering 150572/150572 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 1238 ms. Remains : 1428/1428 places, 150572/150572 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 1025 ms. (steps per millisecond=9 ) properties (out of 14) seen :1
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 86 ms. (steps per millisecond=116 ) properties (out of 13) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 84 ms. (steps per millisecond=119 ) properties (out of 13) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 88 ms. (steps per millisecond=113 ) properties (out of 13) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 118 ms. (steps per millisecond=84 ) properties (out of 13) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 83 ms. (steps per millisecond=120 ) properties (out of 13) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 84 ms. (steps per millisecond=119 ) properties (out of 13) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 80 ms. (steps per millisecond=125 ) properties (out of 13) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 84 ms. (steps per millisecond=119 ) properties (out of 13) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 81 ms. (steps per millisecond=123 ) properties (out of 13) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 106 ms. (steps per millisecond=94 ) properties (out of 13) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 83 ms. (steps per millisecond=120 ) properties (out of 13) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 84 ms. (steps per millisecond=119 ) properties (out of 13) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 80 ms. (steps per millisecond=125 ) properties (out of 13) seen :0
Interrupted probabilistic random walk after 8681 steps, run timeout after 6008 ms. (steps per millisecond=1 ) properties seen :{}
Probabilistic random walk after 8681 steps, saw 7851 distinct states, run finished after 6009 ms. (steps per millisecond=1 ) properties seen :0
Running SMT prover for 13 properties.
[2023-03-16 12:52:21] [INFO ] Flow matrix only has 84689 transitions (discarded 65883 similar events)
[2023-03-16 12:52:21] [INFO ] Invariant cache hit.
[2023-03-16 12:52:21] [INFO ] After 422ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:13
[2023-03-16 12:52:22] [INFO ] [Nat]Absence check using 18 positive place invariants in 16 ms returned sat
[2023-03-16 12:52:47] [INFO ] After 24566ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :13
[2023-03-16 12:52:48] [INFO ] State equation strengthened by 773 read => feed constraints.
java.lang.RuntimeException: SMT solver raised an error when submitting script. Raised (error "Failed to assert expression: java.io.IOException: Stream close...
at fr.lip6.move.gal.structural.smt.SMTUtils.execAndCheckResult(SMTUtils.java:251)
at fr.lip6.move.gal.structural.smt.DeadlockTester.verifyPossible(DeadlockTester.java:642)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMTIncremental(DeadlockTester.java:350)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMT(DeadlockTester.java:223)
at fr.lip6.move.gal.application.solver.ReachabilitySolver.applyReductions(ReachabilitySolver.java:95)
at fr.lip6.move.gal.application.solver.logic.AtomicReducerSR.checkAtomicPropositionsLogic(AtomicReducerSR.java:105)
at fr.lip6.move.gal.application.solver.logic.AtomicReducerSR.strongReductions(AtomicReducerSR.java:44)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.preSolveForLogic(LTLPropertySolver.java:176)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.runStructuralLTLCheck(LTLPropertySolver.java:71)
at fr.lip6.move.gal.application.Application.startNoEx(Application.java:762)
at fr.lip6.move.gal.application.Application.start(Application.java:178)
at fr.lip6.move.gal.itscl.application.Application.start(Application.java:45)
at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:203)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:136)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:402)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:255)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:77)
at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
at java.base/java.lang.reflect.Method.invoke(Method.java:568)
at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:659)
at org.eclipse.equinox.launcher.Main.basicRun(Main.java:596)
at org.eclipse.equinox.launcher.Main.run(Main.java:1467)
at org.eclipse.equinox.launcher.Main.main(Main.java:1440)
[2023-03-16 12:52:48] [WARNING] SMT solver failed with error :SMT solver raised an error when submitting script.... while checking expressions.
[2023-03-16 12:52:48] [INFO ] After 26220ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :0 real:13
Fused 13 Parikh solutions to 1 different solutions.
Parikh walk visited 0 properties in 0 ms.
Support contains 16 out of 1428 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 1428/1428 places, 150572/150572 transitions.
Applied a total of 0 rules in 1338 ms. Remains 1428 /1428 variables (removed 0) and now considering 150572/150572 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 1339 ms. Remains : 1428/1428 places, 150572/150572 transitions.
Computed a total of 1 stabilizing places and 1 stable transitions
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(G(F(p0)))'
Support contains 2 out of 1429 places. Attempting structural reductions.
Starting structural reductions in SI_LTL mode, iteration 0 : 1429/1429 places, 151085/151085 transitions.
Reduce places removed 1 places and 1 transitions.
Applied a total of 0 rules in 1304 ms. Remains 1428 /1429 variables (removed 1) and now considering 151084/151085 (removed 1) transitions.
[2023-03-16 12:52:51] [INFO ] Flow matrix only has 84690 transitions (discarded 66394 similar events)
// Phase 1: matrix 84690 rows 1428 cols
[2023-03-16 12:52:52] [INFO ] Computed 18 place invariants in 313 ms
[2023-03-16 12:53:01] [INFO ] Implicit Places using invariants in 9579 ms returned []
Implicit Place search using SMT only with invariants took 9581 ms to find 0 implicit places.
[2023-03-16 12:53:01] [INFO ] Flow matrix only has 84690 transitions (discarded 66394 similar events)
[2023-03-16 12:53:01] [INFO ] Invariant cache hit.
[2023-03-16 12:53:31] [INFO ] Performed 92322/151084 'is it Dead' test of which 0 returned DEAD in 30 seconds.
[2023-03-16 12:53:50] [INFO ] Dead Transitions using invariants and state equation in 49585 ms found 0 transitions.
Finished structural reductions in SI_LTL mode , in 1 iterations and 60482 ms. Remains : 1428/1429 places, 151084/151085 transitions.
Stuttering acceptance computed with spot in 229 ms :[(NOT p0), (NOT p0)]
Running random walk in product with property : RERS17pb114-PT-7-LTLCardinality-00 automaton TGBA Formula[mat=[[{ cond=true, acceptance={} source=0 dest: 0}, { cond=(NOT p0), acceptance={} source=0 dest: 1}], [{ cond=(NOT p0), acceptance={0} source=1 dest: 1}]], initial=0, aps=[p0:(GT s163 s591)], nbAcceptance=1, properties=[trans-labels, explicit-labels, trans-acc, no-univ-branch, stutter-invariant, very-weak, weak, inherently-weak], stateDesc=[null, null][true, true]]
Stuttering criterion allowed to conclude after 0 steps with 0 reset in 19 ms.
FORMULA RERS17pb114-PT-7-LTLCardinality-00 FALSE TECHNIQUES STUTTER_TEST
Treatment of property RERS17pb114-PT-7-LTLCardinality-00 finished in 61202 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(X(F(p0)))'
Support contains 1 out of 1429 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 1429/1429 places, 151085/151085 transitions.
Applied a total of 0 rules in 714 ms. Remains 1429 /1429 variables (removed 0) and now considering 151085/151085 (removed 0) transitions.
[2023-03-16 12:53:52] [INFO ] Flow matrix only has 84691 transitions (discarded 66394 similar events)
// Phase 1: matrix 84691 rows 1429 cols
[2023-03-16 12:53:52] [INFO ] Computed 18 place invariants in 299 ms
[2023-03-16 12:54:01] [INFO ] Implicit Places using invariants in 9135 ms returned []
Implicit Place search using SMT only with invariants took 9136 ms to find 0 implicit places.
[2023-03-16 12:54:01] [INFO ] Flow matrix only has 84691 transitions (discarded 66394 similar events)
[2023-03-16 12:54:01] [INFO ] Invariant cache hit.
[2023-03-16 12:54:31] [INFO ] Performed 91229/151085 'is it Dead' test of which 0 returned DEAD in 30 seconds.
[2023-03-16 12:54:51] [INFO ] Dead Transitions using invariants and state equation in 50152 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 60011 ms. Remains : 1429/1429 places, 151085/151085 transitions.
Stuttering acceptance computed with spot in 76 ms :[(NOT p0), (NOT p0)]
Running random walk in product with property : RERS17pb114-PT-7-LTLCardinality-01 automaton TGBA Formula[mat=[[{ cond=true, acceptance={} source=0 dest: 1}], [{ cond=(NOT p0), acceptance={0} source=1 dest: 1}]], initial=0, aps=[p0:(LEQ 2 s1191)], nbAcceptance=1, properties=[trans-labels, explicit-labels, trans-acc, deterministic, no-univ-branch, unambiguous, semi-deterministic, stutter-sensitive, very-weak, weak, inherently-weak], stateDesc=[null, null][false, false]]
Stuttering criterion allowed to conclude after 1 steps with 0 reset in 6 ms.
FORMULA RERS17pb114-PT-7-LTLCardinality-01 FALSE TECHNIQUES STUTTER_TEST
Treatment of property RERS17pb114-PT-7-LTLCardinality-01 finished in 60524 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(X(F(p0)))'
Support contains 2 out of 1429 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 1429/1429 places, 151085/151085 transitions.
Applied a total of 0 rules in 647 ms. Remains 1429 /1429 variables (removed 0) and now considering 151085/151085 (removed 0) transitions.
[2023-03-16 12:54:52] [INFO ] Flow matrix only has 84691 transitions (discarded 66394 similar events)
[2023-03-16 12:54:52] [INFO ] Invariant cache hit.
[2023-03-16 12:55:01] [INFO ] Implicit Places using invariants in 8637 ms returned []
Implicit Place search using SMT only with invariants took 8638 ms to find 0 implicit places.
[2023-03-16 12:55:01] [INFO ] Flow matrix only has 84691 transitions (discarded 66394 similar events)
[2023-03-16 12:55:01] [INFO ] Invariant cache hit.
[2023-03-16 12:55:31] [INFO ] Performed 96985/151085 'is it Dead' test of which 0 returned DEAD in 30 seconds.
[2023-03-16 12:55:48] [INFO ] Dead Transitions using invariants and state equation in 46702 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 55993 ms. Remains : 1429/1429 places, 151085/151085 transitions.
Stuttering acceptance computed with spot in 75 ms :[(NOT p0), (NOT p0)]
Running random walk in product with property : RERS17pb114-PT-7-LTLCardinality-02 automaton TGBA Formula[mat=[[{ cond=true, acceptance={} source=0 dest: 1}], [{ cond=(NOT p0), acceptance={0} source=1 dest: 1}]], initial=0, aps=[p0:(LEQ s1130 s291)], nbAcceptance=1, properties=[trans-labels, explicit-labels, trans-acc, deterministic, no-univ-branch, unambiguous, semi-deterministic, stutter-sensitive, very-weak, weak, inherently-weak], stateDesc=[null, null][false, false]]
Product exploration timeout after 51780 steps with 25890 reset in 10002 ms.
Product exploration timeout after 52200 steps with 26100 reset in 10002 ms.
Computed a total of 1 stabilizing places and 1 stable transitions
Computed a total of 1 stabilizing places and 1 stable transitions
Knowledge obtained : [p0, (X p0), (X (X p0))]
False Knowledge obtained : []
Property proved to be true thanks to knowledge :(X p0)
Knowledge based reduction with 3 factoid took 66 ms. Reduced automaton from 2 states, 2 edges and 1 AP (stutter sensitive) to 1 states, 0 edges and 0 AP (stutter insensitive).
FORMULA RERS17pb114-PT-7-LTLCardinality-02 TRUE TECHNIQUES KNOWLEDGE
Treatment of property RERS17pb114-PT-7-LTLCardinality-02 finished in 76975 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(X(X(G((p0 U p1)))))'
Support contains 2 out of 1429 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 1429/1429 places, 151085/151085 transitions.
Applied a total of 0 rules in 687 ms. Remains 1429 /1429 variables (removed 0) and now considering 151085/151085 (removed 0) transitions.
[2023-03-16 12:56:09] [INFO ] Flow matrix only has 84691 transitions (discarded 66394 similar events)
[2023-03-16 12:56:09] [INFO ] Invariant cache hit.
[2023-03-16 12:56:17] [INFO ] Implicit Places using invariants in 8239 ms returned []
Implicit Place search using SMT only with invariants took 8243 ms to find 0 implicit places.
[2023-03-16 12:56:18] [INFO ] Flow matrix only has 84691 transitions (discarded 66394 similar events)
[2023-03-16 12:56:18] [INFO ] Invariant cache hit.
[2023-03-16 12:56:48] [INFO ] Performed 98631/151085 'is it Dead' test of which 0 returned DEAD in 30 seconds.
[2023-03-16 12:57:03] [INFO ] Dead Transitions using invariants and state equation in 45900 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 54835 ms. Remains : 1429/1429 places, 151085/151085 transitions.
Stuttering acceptance computed with spot in 184 ms :[(NOT p1), (NOT p1), (NOT p1), true, (NOT p1)]
Running random walk in product with property : RERS17pb114-PT-7-LTLCardinality-03 automaton TGBA Formula[mat=[[{ cond=true, acceptance={} source=0 dest: 1}], [{ cond=true, acceptance={} source=1 dest: 2}], [{ cond=(OR p1 p0), acceptance={} source=2 dest: 2}, { cond=(AND (NOT p1) (NOT p0)), acceptance={} source=2 dest: 3}, { cond=(AND (NOT p1) p0), acceptance={} source=2 dest: 4}], [{ cond=true, acceptance={0} source=3 dest: 3}], [{ cond=(AND (NOT p1) (NOT p0)), acceptance={0} source=4 dest: 3}, { cond=(AND (NOT p1) p0), acceptance={0} source=4 dest: 4}]], initial=0, aps=[p1:(GT 2 s12), p0:(LEQ 1 s1403)], nbAcceptance=1, properties=[trans-labels, explicit-labels, trans-acc, no-univ-branch, stutter-sensitive, very-weak, weak, inherently-weak], stateDesc=[null, null, null, null, null][false, false, false, false, false]]
Product exploration explored 100000 steps with 0 reset in 7991 ms.
Product exploration explored 100000 steps with 0 reset in 8515 ms.
Computed a total of 1 stabilizing places and 1 stable transitions
Computed a total of 1 stabilizing places and 1 stable transitions
Knowledge obtained : [(AND p1 (NOT p0)), (X (X (NOT (AND (NOT p1) p0)))), (X (X (OR p1 p0))), (X (X (NOT (AND (NOT p1) (NOT p0)))))]
False Knowledge obtained : []
Knowledge based reduction with 4 factoid took 205 ms. Reduced automaton from 5 states, 8 edges and 2 AP (stutter sensitive) to 5 states, 8 edges and 2 AP (stutter sensitive).
Stuttering acceptance computed with spot in 161 ms :[(NOT p1), (NOT p1), (NOT p1), true, (NOT p1)]
Finished random walk after 7069 steps, including 2 resets, run visited all 3 properties in 551 ms. (steps per millisecond=12 )
Knowledge obtained : [(AND p1 (NOT p0)), (X (X (NOT (AND (NOT p1) p0)))), (X (X (OR p1 p0))), (X (X (NOT (AND (NOT p1) (NOT p0)))))]
False Knowledge obtained : [(F (NOT (OR p0 p1))), (F (AND p0 (NOT p1))), (F (AND (NOT p0) (NOT p1)))]
Knowledge based reduction with 4 factoid took 360 ms. Reduced automaton from 5 states, 8 edges and 2 AP (stutter sensitive) to 5 states, 8 edges and 2 AP (stutter sensitive).
Stuttering acceptance computed with spot in 147 ms :[(NOT p1), (NOT p1), (NOT p1), true, (NOT p1)]
Stuttering acceptance computed with spot in 161 ms :[(NOT p1), (NOT p1), (NOT p1), true, (NOT p1)]
Support contains 2 out of 1429 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 1429/1429 places, 151085/151085 transitions.
Applied a total of 0 rules in 571 ms. Remains 1429 /1429 variables (removed 0) and now considering 151085/151085 (removed 0) transitions.
[2023-03-16 12:57:24] [INFO ] Flow matrix only has 84691 transitions (discarded 66394 similar events)
[2023-03-16 12:57:24] [INFO ] Invariant cache hit.
[2023-03-16 12:57:32] [INFO ] Implicit Places using invariants in 8554 ms returned []
Implicit Place search using SMT only with invariants took 8555 ms to find 0 implicit places.
[2023-03-16 12:57:32] [INFO ] Flow matrix only has 84691 transitions (discarded 66394 similar events)
[2023-03-16 12:57:32] [INFO ] Invariant cache hit.
[2023-03-16 12:58:02] [INFO ] Performed 98242/151085 'is it Dead' test of which 0 returned DEAD in 30 seconds.
[2023-03-16 12:58:19] [INFO ] Dead Transitions using invariants and state equation in 46744 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 55874 ms. Remains : 1429/1429 places, 151085/151085 transitions.
Computed a total of 1 stabilizing places and 1 stable transitions
Computed a total of 1 stabilizing places and 1 stable transitions
Knowledge obtained : [(AND (NOT p0) p1), (X (X (NOT (AND (NOT p0) (NOT p1))))), (X (X (NOT (AND p0 (NOT p1))))), (X (X (OR p0 p1)))]
False Knowledge obtained : []
Knowledge based reduction with 4 factoid took 234 ms. Reduced automaton from 5 states, 8 edges and 2 AP (stutter sensitive) to 5 states, 8 edges and 2 AP (stutter sensitive).
Stuttering acceptance computed with spot in 169 ms :[(NOT p1), (NOT p1), (NOT p1), true, (NOT p1)]
Incomplete random walk after 10000 steps, including 2 resets, run finished after 739 ms. (steps per millisecond=13 ) properties (out of 3) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 72 ms. (steps per millisecond=138 ) properties (out of 3) seen :2
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 65 ms. (steps per millisecond=153 ) properties (out of 1) seen :0
Running SMT prover for 1 properties.
[2023-03-16 12:58:22] [INFO ] Flow matrix only has 84691 transitions (discarded 66394 similar events)
[2023-03-16 12:58:22] [INFO ] Invariant cache hit.
[2023-03-16 12:58:22] [INFO ] [Real]Absence check using 18 positive place invariants in 16 ms returned sat
[2023-03-16 12:58:43] [INFO ] After 20757ms SMT Verify possible using state equation in real domain returned unsat :0 sat :1
[2023-03-16 12:58:44] [INFO ] State equation strengthened by 2342 read => feed constraints.
java.lang.RuntimeException: SMT solver raised an error when submitting script. Raised (error "Failed to assert expression: java.io.IOException: Stream close...
at fr.lip6.move.gal.structural.smt.SMTUtils.execAndCheckResult(SMTUtils.java:251)
at fr.lip6.move.gal.structural.smt.DeadlockTester.verifyPossible(DeadlockTester.java:642)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMTIncremental(DeadlockTester.java:339)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMT(DeadlockTester.java:223)
at fr.lip6.move.gal.application.solver.ReachabilitySolver.applyReductions(ReachabilitySolver.java:95)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.addInvarianceKnowledge(LTLPropertySolver.java:701)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.applyKnowledgeBasedReductions(LTLPropertySolver.java:568)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.checkLTLProperty(LTLPropertySolver.java:261)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.runStutteringLTLTest(LTLPropertySolver.java:225)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.runStructuralLTLCheck(LTLPropertySolver.java:76)
at fr.lip6.move.gal.application.Application.startNoEx(Application.java:762)
at fr.lip6.move.gal.application.Application.start(Application.java:178)
at fr.lip6.move.gal.itscl.application.Application.start(Application.java:45)
at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:203)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:136)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:402)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:255)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:77)
at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
at java.base/java.lang.reflect.Method.invoke(Method.java:568)
at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:659)
at org.eclipse.equinox.launcher.Main.basicRun(Main.java:596)
at org.eclipse.equinox.launcher.Main.run(Main.java:1467)
at org.eclipse.equinox.launcher.Main.main(Main.java:1440)
[2023-03-16 12:58:47] [WARNING] SMT solver failed with error :SMT solver raised an error when submitting script.... while checking expressions.
[2023-03-16 12:58:47] [INFO ] After 25025ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0
Parikh walk visited 0 properties in 0 ms.
Support contains 2 out of 1429 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 1429/1429 places, 151085/151085 transitions.
Drop transitions removed 512 transitions
Reduce isomorphic transitions removed 512 transitions.
Iterating post reduction 0 with 512 rules applied. Total rules applied 512 place count 1429 transition count 150573
Reduce places removed 1 places and 1 transitions.
Iterating global reduction 1 with 1 rules applied. Total rules applied 513 place count 1428 transition count 150572
Applied a total of 513 rules in 2556 ms. Remains 1428 /1429 variables (removed 1) and now considering 150572/151085 (removed 513) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 2560 ms. Remains : 1428/1429 places, 150572/151085 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 709 ms. (steps per millisecond=14 ) properties (out of 1) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 59 ms. (steps per millisecond=169 ) properties (out of 1) seen :0
Interrupted probabilistic random walk after 5544 steps, run timeout after 3002 ms. (steps per millisecond=1 ) properties seen :{}
Probabilistic random walk after 5544 steps, saw 5117 distinct states, run finished after 3002 ms. (steps per millisecond=1 ) properties seen :0
Running SMT prover for 1 properties.
[2023-03-16 12:58:53] [INFO ] Flow matrix only has 84689 transitions (discarded 65883 similar events)
// Phase 1: matrix 84689 rows 1428 cols
[2023-03-16 12:58:54] [INFO ] Computed 18 place invariants in 291 ms
[2023-03-16 12:58:54] [INFO ] [Real]Absence check using 18 positive place invariants in 13 ms returned sat
[2023-03-16 12:59:15] [INFO ] After 21034ms SMT Verify possible using state equation in real domain returned unsat :0 sat :1
[2023-03-16 12:59:16] [INFO ] State equation strengthened by 773 read => feed constraints.
java.lang.RuntimeException: SMT solver raised an error when submitting script. Raised (error "Failed to assert expression: java.io.IOException: Stream close...
at fr.lip6.move.gal.structural.smt.SMTUtils.execAndCheckResult(SMTUtils.java:251)
at fr.lip6.move.gal.structural.smt.DeadlockTester.verifyPossible(DeadlockTester.java:642)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMTIncremental(DeadlockTester.java:339)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMT(DeadlockTester.java:223)
at fr.lip6.move.gal.application.solver.ReachabilitySolver.applyReductions(ReachabilitySolver.java:95)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.addInvarianceKnowledge(LTLPropertySolver.java:701)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.applyKnowledgeBasedReductions(LTLPropertySolver.java:568)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.checkLTLProperty(LTLPropertySolver.java:261)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.runStutteringLTLTest(LTLPropertySolver.java:225)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.runStructuralLTLCheck(LTLPropertySolver.java:76)
at fr.lip6.move.gal.application.Application.startNoEx(Application.java:762)
at fr.lip6.move.gal.application.Application.start(Application.java:178)
at fr.lip6.move.gal.itscl.application.Application.start(Application.java:45)
at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:203)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:136)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:402)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:255)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:77)
at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
at java.base/java.lang.reflect.Method.invoke(Method.java:568)
at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:659)
at org.eclipse.equinox.launcher.Main.basicRun(Main.java:596)
at org.eclipse.equinox.launcher.Main.run(Main.java:1467)
at org.eclipse.equinox.launcher.Main.main(Main.java:1440)
[2023-03-16 12:59:19] [WARNING] SMT solver failed with error :SMT solver raised an error when submitting script.... while checking expressions.
[2023-03-16 12:59:19] [INFO ] After 25016ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0
Parikh walk visited 0 properties in 0 ms.
Support contains 2 out of 1428 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 1428/1428 places, 150572/150572 transitions.
Applied a total of 0 rules in 1264 ms. Remains 1428 /1428 variables (removed 0) and now considering 150572/150572 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 1264 ms. Remains : 1428/1428 places, 150572/150572 transitions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 1428/1428 places, 150572/150572 transitions.
Applied a total of 0 rules in 1087 ms. Remains 1428 /1428 variables (removed 0) and now considering 150572/150572 (removed 0) transitions.
[2023-03-16 12:59:21] [INFO ] Flow matrix only has 84689 transitions (discarded 65883 similar events)
[2023-03-16 12:59:21] [INFO ] Invariant cache hit.
[2023-03-16 12:59:30] [INFO ] Implicit Places using invariants in 8719 ms returned []
Implicit Place search using SMT only with invariants took 8721 ms to find 0 implicit places.
[2023-03-16 12:59:30] [INFO ] Flow matrix only has 84689 transitions (discarded 65883 similar events)
[2023-03-16 12:59:30] [INFO ] Invariant cache hit.
[2023-03-16 13:00:00] [INFO ] Performed 94539/150572 'is it Dead' test of which 0 returned DEAD in 30 seconds.
[2023-03-16 13:00:18] [INFO ] Dead Transitions using invariants and state equation in 47951 ms found 0 transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 57772 ms. Remains : 1428/1428 places, 150572/150572 transitions.
Knowledge obtained : [(AND (NOT p0) p1), (X (X (NOT (AND (NOT p0) (NOT p1))))), (X (X (NOT (AND p0 (NOT p1))))), (X (X (OR p0 p1)))]
False Knowledge obtained : [(F (NOT (OR p0 p1))), (F (AND (NOT p0) (NOT p1)))]
Knowledge based reduction with 4 factoid took 219 ms. Reduced automaton from 5 states, 8 edges and 2 AP (stutter sensitive) to 5 states, 8 edges and 2 AP (stutter sensitive).
Stuttering acceptance computed with spot in 163 ms :[(NOT p1), (NOT p1), (NOT p1), true, (NOT p1)]
Stuttering acceptance computed with spot in 169 ms :[(NOT p1), (NOT p1), (NOT p1), true, (NOT p1)]
Stuttering acceptance computed with spot in 146 ms :[(NOT p1), (NOT p1), (NOT p1), true, (NOT p1)]
Product exploration explored 100000 steps with 0 reset in 8366 ms.
Product exploration explored 100000 steps with 0 reset in 8472 ms.
Applying partial POR strategy [false, false, true, true, true]
Stuttering acceptance computed with spot in 158 ms :[(NOT p1), (NOT p1), (NOT p1), true, (NOT p1)]
Support contains 2 out of 1429 places. Attempting structural reductions.
Starting structural reductions in SI_LTL mode, iteration 0 : 1429/1429 places, 151085/151085 transitions.
Applied a total of 0 rules in 1225 ms. Remains 1429 /1429 variables (removed 0) and now considering 151085/151085 (removed 0) transitions.
[2023-03-16 13:00:37] [INFO ] Flow matrix only has 84691 transitions (discarded 66394 similar events)
// Phase 1: matrix 84691 rows 1429 cols
[2023-03-16 13:00:38] [INFO ] Computed 18 place invariants in 293 ms
[2023-03-16 13:01:08] [INFO ] Performed 97096/151085 'is it Dead' test of which 0 returned DEAD in 30 seconds.
[2023-03-16 13:01:24] [INFO ] Dead Transitions using invariants and state equation in 47075 ms found 0 transitions.
Finished structural reductions in SI_LTL mode , in 1 iterations and 48304 ms. Remains : 1429/1429 places, 151085/151085 transitions.
Support contains 2 out of 1429 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 1429/1429 places, 151085/151085 transitions.
Applied a total of 0 rules in 570 ms. Remains 1429 /1429 variables (removed 0) and now considering 151085/151085 (removed 0) transitions.
[2023-03-16 13:01:25] [INFO ] Flow matrix only has 84691 transitions (discarded 66394 similar events)
[2023-03-16 13:01:25] [INFO ] Invariant cache hit.
[2023-03-16 13:01:33] [INFO ] Implicit Places using invariants in 8481 ms returned []
Implicit Place search using SMT only with invariants took 8481 ms to find 0 implicit places.
[2023-03-16 13:01:34] [INFO ] Flow matrix only has 84691 transitions (discarded 66394 similar events)
[2023-03-16 13:01:34] [INFO ] Invariant cache hit.
[2023-03-16 13:02:04] [INFO ] Performed 97422/151085 'is it Dead' test of which 0 returned DEAD in 30 seconds.
[2023-03-16 13:02:20] [INFO ] Dead Transitions using invariants and state equation in 46742 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 55797 ms. Remains : 1429/1429 places, 151085/151085 transitions.
Treatment of property RERS17pb114-PT-7-LTLCardinality-03 finished in 377716 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!((G((p0||F(p1)))||(p2 U !p3)))'
Support contains 6 out of 1429 places. Attempting structural reductions.
Starting structural reductions in SI_LTL mode, iteration 0 : 1429/1429 places, 151085/151085 transitions.
Reduce places removed 1 places and 1 transitions.
Applied a total of 0 rules in 1227 ms. Remains 1428 /1429 variables (removed 1) and now considering 151084/151085 (removed 1) transitions.
[2023-03-16 13:02:28] [INFO ] Flow matrix only has 84690 transitions (discarded 66394 similar events)
// Phase 1: matrix 84690 rows 1428 cols
[2023-03-16 13:02:28] [INFO ] Computed 18 place invariants in 311 ms
[2023-03-16 13:02:37] [INFO ] Implicit Places using invariants in 9142 ms returned []
Implicit Place search using SMT only with invariants took 9143 ms to find 0 implicit places.
[2023-03-16 13:02:37] [INFO ] Flow matrix only has 84690 transitions (discarded 66394 similar events)
[2023-03-16 13:02:37] [INFO ] Invariant cache hit.
[2023-03-16 13:03:07] [INFO ] Performed 98597/151084 'is it Dead' test of which 0 returned DEAD in 30 seconds.
[2023-03-16 13:03:23] [INFO ] Dead Transitions using invariants and state equation in 46228 ms found 0 transitions.
Finished structural reductions in SI_LTL mode , in 1 iterations and 56603 ms. Remains : 1428/1429 places, 151084/151085 transitions.
Stuttering acceptance computed with spot in 192 ms :[(AND (NOT p0) (NOT p1) p3), (NOT p1), (AND (NOT p1) (NOT p0)), (AND (NOT p1) p3)]
Running random walk in product with property : RERS17pb114-PT-7-LTLCardinality-04 automaton TGBA Formula[mat=[[{ cond=(AND p3 p2), acceptance={} source=0 dest: 0}, { cond=(AND (NOT p0) (NOT p1) p3 (NOT p2)), acceptance={} source=0 dest: 1}, { cond=(AND p3 (NOT p2)), acceptance={} source=0 dest: 2}, { cond=(AND (NOT p0) (NOT p1) p3 p2), acceptance={} source=0 dest: 3}], [{ cond=(NOT p1), acceptance={0} source=1 dest: 1}], [{ cond=(AND (NOT p0) (NOT p1)), acceptance={} source=2 dest: 1}, { cond=true, acceptance={} source=2 dest: 2}], [{ cond=(AND (NOT p1) p3 (NOT p2)), acceptance={0} source=3 dest: 1}, { cond=(AND (NOT p1) p3 p2), acceptance={0} source=3 dest: 3}]], initial=0, aps=[p3:(AND (LEQ s653 s1144) (LEQ s1161 s496)), p2:(LEQ s653 s1144), p0:(GT s766 s1367), p1:(GT s1161 s496)], nbAcceptance=1, properties=[trans-labels, explicit-labels, trans-acc, no-univ-branch, stutter-invariant, very-weak, weak, inherently-weak], stateDesc=[null, null, null, null][true, true, true, true]]
Stuttering criterion allowed to conclude after 0 steps with 0 reset in 7 ms.
FORMULA RERS17pb114-PT-7-LTLCardinality-04 FALSE TECHNIQUES STUTTER_TEST
Treatment of property RERS17pb114-PT-7-LTLCardinality-04 finished in 57362 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(G(F((p0||G(p1)))))'
Support contains 2 out of 1429 places. Attempting structural reductions.
Starting structural reductions in SI_LTL mode, iteration 0 : 1429/1429 places, 151085/151085 transitions.
Reduce places removed 1 places and 1 transitions.
Applied a total of 0 rules in 1161 ms. Remains 1428 /1429 variables (removed 1) and now considering 151084/151085 (removed 1) transitions.
[2023-03-16 13:03:25] [INFO ] Flow matrix only has 84690 transitions (discarded 66394 similar events)
[2023-03-16 13:03:25] [INFO ] Invariant cache hit.
[2023-03-16 13:03:33] [INFO ] Implicit Places using invariants in 8487 ms returned []
Implicit Place search using SMT only with invariants took 8488 ms to find 0 implicit places.
[2023-03-16 13:03:33] [INFO ] Flow matrix only has 84690 transitions (discarded 66394 similar events)
[2023-03-16 13:03:33] [INFO ] Invariant cache hit.
[2023-03-16 13:04:04] [INFO ] Performed 99190/151084 'is it Dead' test of which 0 returned DEAD in 30 seconds.
[2023-03-16 13:04:19] [INFO ] Dead Transitions using invariants and state equation in 45938 ms found 0 transitions.
Finished structural reductions in SI_LTL mode , in 1 iterations and 55592 ms. Remains : 1428/1429 places, 151084/151085 transitions.
Stuttering acceptance computed with spot in 80 ms :[(AND (NOT p1) (NOT p0)), (AND (NOT p1) (NOT p0))]
Running random walk in product with property : RERS17pb114-PT-7-LTLCardinality-05 automaton TGBA Formula[mat=[[{ cond=true, acceptance={} source=0 dest: 0}, { cond=(AND (NOT p1) (NOT p0)), acceptance={} source=0 dest: 1}], [{ cond=(AND p1 (NOT p0)), acceptance={} source=1 dest: 1}, { cond=(AND (NOT p1) (NOT p0)), acceptance={0} source=1 dest: 1}]], initial=0, aps=[p1:(GT 2 s41), p0:(LEQ 1 s437)], nbAcceptance=1, properties=[trans-labels, explicit-labels, trans-acc, no-univ-branch, stutter-invariant], stateDesc=[null, null][true, true]]
Product exploration explored 100000 steps with 0 reset in 8336 ms.
Product exploration explored 100000 steps with 0 reset in 8639 ms.
Computed a total of 0 stabilizing places and 0 stable transitions
Computed a total of 0 stabilizing places and 0 stable transitions
Knowledge obtained : [(AND p1 (NOT p0)), (X (AND p1 (NOT p0))), (X (NOT (AND (NOT p1) (NOT p0)))), (X (X (AND p1 (NOT p0)))), (X (X (NOT (AND (NOT p1) (NOT p0)))))]
False Knowledge obtained : []
Knowledge based reduction with 5 factoid took 238 ms. Reduced automaton from 2 states, 4 edges and 2 AP (stutter insensitive) to 2 states, 4 edges and 2 AP (stutter insensitive).
Stuttering acceptance computed with spot in 68 ms :[(AND (NOT p0) (NOT p1)), (AND (NOT p0) (NOT p1))]
Incomplete random walk after 10000 steps, including 2 resets, run finished after 752 ms. (steps per millisecond=13 ) properties (out of 2) seen :1
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 66 ms. (steps per millisecond=151 ) properties (out of 1) seen :0
Running SMT prover for 1 properties.
[2023-03-16 13:04:39] [INFO ] Flow matrix only has 84690 transitions (discarded 66394 similar events)
[2023-03-16 13:04:39] [INFO ] Invariant cache hit.
[2023-03-16 13:04:39] [INFO ] [Real]Absence check using 18 positive place invariants in 15 ms returned sat
[2023-03-16 13:05:00] [INFO ] After 20918ms SMT Verify possible using state equation in real domain returned unsat :0 sat :1
[2023-03-16 13:05:01] [INFO ] State equation strengthened by 773 read => feed constraints.
java.lang.RuntimeException: SMT solver raised an error when submitting script. Raised (error "Failed to assert expression: java.io.IOException: Broken pipe ...
at fr.lip6.move.gal.structural.smt.SMTUtils.execAndCheckResult(SMTUtils.java:251)
at fr.lip6.move.gal.structural.smt.DeadlockTester.verifyPossible(DeadlockTester.java:642)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMTIncremental(DeadlockTester.java:339)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMT(DeadlockTester.java:223)
at fr.lip6.move.gal.application.solver.ReachabilitySolver.applyReductions(ReachabilitySolver.java:95)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.addInvarianceKnowledge(LTLPropertySolver.java:701)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.applyKnowledgeBasedReductions(LTLPropertySolver.java:568)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.checkLTLProperty(LTLPropertySolver.java:251)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.runStutteringLTLTest(LTLPropertySolver.java:225)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.runStructuralLTLCheck(LTLPropertySolver.java:76)
at fr.lip6.move.gal.application.Application.startNoEx(Application.java:762)
at fr.lip6.move.gal.application.Application.start(Application.java:178)
at fr.lip6.move.gal.itscl.application.Application.start(Application.java:45)
at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:203)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:136)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:402)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:255)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:77)
at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
at java.base/java.lang.reflect.Method.invoke(Method.java:568)
at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:659)
at org.eclipse.equinox.launcher.Main.basicRun(Main.java:596)
at org.eclipse.equinox.launcher.Main.run(Main.java:1467)
at org.eclipse.equinox.launcher.Main.main(Main.java:1440)
[2023-03-16 13:05:04] [WARNING] SMT solver failed with error :SMT solver raised an error when submitting script.... while checking expressions.
[2023-03-16 13:05:04] [INFO ] After 25035ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0
Parikh walk visited 0 properties in 0 ms.
Support contains 2 out of 1428 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 1428/1428 places, 151084/151084 transitions.
Drop transitions removed 512 transitions
Reduce isomorphic transitions removed 512 transitions.
Iterating post reduction 0 with 512 rules applied. Total rules applied 512 place count 1428 transition count 150572
Applied a total of 512 rules in 1284 ms. Remains 1428 /1428 variables (removed 0) and now considering 150572/151084 (removed 512) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 1290 ms. Remains : 1428/1428 places, 150572/151084 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 610 ms. (steps per millisecond=16 ) properties (out of 1) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 65 ms. (steps per millisecond=153 ) properties (out of 1) seen :0
Interrupted probabilistic random walk after 6055 steps, run timeout after 3002 ms. (steps per millisecond=2 ) properties seen :{}
Probabilistic random walk after 6055 steps, saw 5566 distinct states, run finished after 3003 ms. (steps per millisecond=2 ) properties seen :0
Running SMT prover for 1 properties.
[2023-03-16 13:05:09] [INFO ] Flow matrix only has 84689 transitions (discarded 65883 similar events)
// Phase 1: matrix 84689 rows 1428 cols
[2023-03-16 13:05:10] [INFO ] Computed 18 place invariants in 287 ms
[2023-03-16 13:05:10] [INFO ] [Real]Absence check using 18 positive place invariants in 12 ms returned sat
[2023-03-16 13:05:31] [INFO ] After 21355ms SMT Verify possible using state equation in real domain returned unsat :0 sat :1
[2023-03-16 13:05:32] [INFO ] State equation strengthened by 773 read => feed constraints.
java.lang.RuntimeException: SMT solver raised an error when submitting script. Raised (error "Failed to assert expression: java.io.IOException: Stream close...
at fr.lip6.move.gal.structural.smt.SMTUtils.execAndCheckResult(SMTUtils.java:251)
at fr.lip6.move.gal.structural.smt.DeadlockTester.verifyPossible(DeadlockTester.java:642)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMTIncremental(DeadlockTester.java:339)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMT(DeadlockTester.java:223)
at fr.lip6.move.gal.application.solver.ReachabilitySolver.applyReductions(ReachabilitySolver.java:95)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.addInvarianceKnowledge(LTLPropertySolver.java:701)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.applyKnowledgeBasedReductions(LTLPropertySolver.java:568)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.checkLTLProperty(LTLPropertySolver.java:251)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.runStutteringLTLTest(LTLPropertySolver.java:225)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.runStructuralLTLCheck(LTLPropertySolver.java:76)
at fr.lip6.move.gal.application.Application.startNoEx(Application.java:762)
at fr.lip6.move.gal.application.Application.start(Application.java:178)
at fr.lip6.move.gal.itscl.application.Application.start(Application.java:45)
at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:203)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:136)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:402)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:255)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:77)
at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
at java.base/java.lang.reflect.Method.invoke(Method.java:568)
at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:659)
at org.eclipse.equinox.launcher.Main.basicRun(Main.java:596)
at org.eclipse.equinox.launcher.Main.run(Main.java:1467)
at org.eclipse.equinox.launcher.Main.main(Main.java:1440)
[2023-03-16 13:05:35] [WARNING] SMT solver failed with error :SMT solver raised an error when submitting script.... while checking expressions.
[2023-03-16 13:05:35] [INFO ] After 25029ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0
Parikh walk visited 0 properties in 0 ms.
Support contains 2 out of 1428 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 1428/1428 places, 150572/150572 transitions.
Applied a total of 0 rules in 999 ms. Remains 1428 /1428 variables (removed 0) and now considering 150572/150572 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 999 ms. Remains : 1428/1428 places, 150572/150572 transitions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 1428/1428 places, 150572/150572 transitions.
Applied a total of 0 rules in 1105 ms. Remains 1428 /1428 variables (removed 0) and now considering 150572/150572 (removed 0) transitions.
[2023-03-16 13:05:37] [INFO ] Flow matrix only has 84689 transitions (discarded 65883 similar events)
[2023-03-16 13:05:37] [INFO ] Invariant cache hit.
[2023-03-16 13:05:45] [INFO ] Implicit Places using invariants in 8339 ms returned []
Implicit Place search using SMT only with invariants took 8340 ms to find 0 implicit places.
[2023-03-16 13:05:45] [INFO ] Flow matrix only has 84689 transitions (discarded 65883 similar events)
[2023-03-16 13:05:45] [INFO ] Invariant cache hit.
[2023-03-16 13:06:15] [INFO ] Performed 96890/150572 'is it Dead' test of which 0 returned DEAD in 30 seconds.
[2023-03-16 13:06:33] [INFO ] Dead Transitions using invariants and state equation in 47514 ms found 0 transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 56971 ms. Remains : 1428/1428 places, 150572/150572 transitions.
Knowledge obtained : [(AND p1 (NOT p0)), (X (AND p1 (NOT p0))), (X (NOT (AND (NOT p1) (NOT p0)))), (X (X (AND p1 (NOT p0)))), (X (X (NOT (AND (NOT p1) (NOT p0)))))]
False Knowledge obtained : [(F (NOT (AND (NOT p0) p1)))]
Knowledge based reduction with 5 factoid took 235 ms. Reduced automaton from 2 states, 4 edges and 2 AP (stutter insensitive) to 2 states, 4 edges and 2 AP (stutter insensitive).
Stuttering acceptance computed with spot in 57 ms :[(AND (NOT p0) (NOT p1)), (AND (NOT p0) (NOT p1))]
Stuttering acceptance computed with spot in 77 ms :[(AND (NOT p0) (NOT p1)), (AND (NOT p0) (NOT p1))]
Support contains 2 out of 1428 places. Attempting structural reductions.
Starting structural reductions in SI_LTL mode, iteration 0 : 1428/1428 places, 151084/151084 transitions.
Applied a total of 0 rules in 1022 ms. Remains 1428 /1428 variables (removed 0) and now considering 151084/151084 (removed 0) transitions.
[2023-03-16 13:06:34] [INFO ] Flow matrix only has 84690 transitions (discarded 66394 similar events)
// Phase 1: matrix 84690 rows 1428 cols
[2023-03-16 13:06:35] [INFO ] Computed 18 place invariants in 277 ms
[2023-03-16 13:06:43] [INFO ] Implicit Places using invariants in 8641 ms returned []
Implicit Place search using SMT only with invariants took 8644 ms to find 0 implicit places.
[2023-03-16 13:06:43] [INFO ] Flow matrix only has 84690 transitions (discarded 66394 similar events)
[2023-03-16 13:06:43] [INFO ] Invariant cache hit.
[2023-03-16 13:07:13] [INFO ] Performed 91735/151084 'is it Dead' test of which 0 returned DEAD in 30 seconds.
[2023-03-16 13:07:33] [INFO ] Dead Transitions using invariants and state equation in 49597 ms found 0 transitions.
Finished structural reductions in SI_LTL mode , in 1 iterations and 59268 ms. Remains : 1428/1428 places, 151084/151084 transitions.
Computed a total of 0 stabilizing places and 0 stable transitions
Computed a total of 0 stabilizing places and 0 stable transitions
Knowledge obtained : [(AND (NOT p0) p1), (X (AND (NOT p0) p1)), (X (NOT (AND (NOT p0) (NOT p1)))), (X (X (AND (NOT p0) p1))), (X (X (NOT (AND (NOT p0) (NOT p1)))))]
False Knowledge obtained : []
Knowledge based reduction with 5 factoid took 193 ms. Reduced automaton from 2 states, 4 edges and 2 AP (stutter insensitive) to 2 states, 4 edges and 2 AP (stutter insensitive).
Stuttering acceptance computed with spot in 78 ms :[(AND (NOT p0) (NOT p1)), (AND (NOT p0) (NOT p1))]
Incomplete random walk after 10000 steps, including 2 resets, run finished after 748 ms. (steps per millisecond=13 ) properties (out of 2) seen :1
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 61 ms. (steps per millisecond=163 ) properties (out of 1) seen :0
Running SMT prover for 1 properties.
[2023-03-16 13:07:35] [INFO ] Flow matrix only has 84690 transitions (discarded 66394 similar events)
[2023-03-16 13:07:35] [INFO ] Invariant cache hit.
[2023-03-16 13:07:35] [INFO ] [Real]Absence check using 18 positive place invariants in 15 ms returned sat
[2023-03-16 13:07:56] [INFO ] After 20763ms SMT Verify possible using state equation in real domain returned unsat :0 sat :1
[2023-03-16 13:07:56] [INFO ] State equation strengthened by 773 read => feed constraints.
java.lang.RuntimeException: SMT solver raised an error when submitting script. Raised (error "Failed to assert expression: java.io.IOException: Broken pipe ...
at fr.lip6.move.gal.structural.smt.SMTUtils.execAndCheckResult(SMTUtils.java:251)
at fr.lip6.move.gal.structural.smt.DeadlockTester.verifyPossible(DeadlockTester.java:642)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMTIncremental(DeadlockTester.java:339)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMT(DeadlockTester.java:223)
at fr.lip6.move.gal.application.solver.ReachabilitySolver.applyReductions(ReachabilitySolver.java:95)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.addInvarianceKnowledge(LTLPropertySolver.java:701)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.applyKnowledgeBasedReductions(LTLPropertySolver.java:568)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.checkLTLProperty(LTLPropertySolver.java:261)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.runStutteringLTLTest(LTLPropertySolver.java:225)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.runStructuralLTLCheck(LTLPropertySolver.java:76)
at fr.lip6.move.gal.application.Application.startNoEx(Application.java:762)
at fr.lip6.move.gal.application.Application.start(Application.java:178)
at fr.lip6.move.gal.itscl.application.Application.start(Application.java:45)
at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:203)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:136)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:402)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:255)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:77)
at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
at java.base/java.lang.reflect.Method.invoke(Method.java:568)
at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:659)
at org.eclipse.equinox.launcher.Main.basicRun(Main.java:596)
at org.eclipse.equinox.launcher.Main.run(Main.java:1467)
at org.eclipse.equinox.launcher.Main.main(Main.java:1440)
[2023-03-16 13:08:00] [WARNING] SMT solver failed with error :SMT solver raised an error when submitting script.... while checking expressions.
[2023-03-16 13:08:00] [INFO ] After 25019ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0
Parikh walk visited 0 properties in 0 ms.
Support contains 2 out of 1428 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 1428/1428 places, 151084/151084 transitions.
Drop transitions removed 512 transitions
Reduce isomorphic transitions removed 512 transitions.
Iterating post reduction 0 with 512 rules applied. Total rules applied 512 place count 1428 transition count 150572
Applied a total of 512 rules in 1333 ms. Remains 1428 /1428 variables (removed 0) and now considering 150572/151084 (removed 512) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 1337 ms. Remains : 1428/1428 places, 150572/151084 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 728 ms. (steps per millisecond=13 ) properties (out of 1) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 59 ms. (steps per millisecond=169 ) properties (out of 1) seen :0
Interrupted probabilistic random walk after 5659 steps, run timeout after 3006 ms. (steps per millisecond=1 ) properties seen :{}
Probabilistic random walk after 5659 steps, saw 5218 distinct states, run finished after 3007 ms. (steps per millisecond=1 ) properties seen :0
Running SMT prover for 1 properties.
[2023-03-16 13:08:05] [INFO ] Flow matrix only has 84689 transitions (discarded 65883 similar events)
// Phase 1: matrix 84689 rows 1428 cols
[2023-03-16 13:08:06] [INFO ] Computed 18 place invariants in 276 ms
[2023-03-16 13:08:06] [INFO ] [Real]Absence check using 18 positive place invariants in 13 ms returned sat
[2023-03-16 13:08:27] [INFO ] After 20660ms SMT Verify possible using state equation in real domain returned unsat :0 sat :1
[2023-03-16 13:08:27] [INFO ] State equation strengthened by 773 read => feed constraints.
java.lang.RuntimeException: SMT solver raised an error when submitting script. Raised (error "Failed to assert expression: java.io.IOException: Broken pipe ...
at fr.lip6.move.gal.structural.smt.SMTUtils.execAndCheckResult(SMTUtils.java:251)
at fr.lip6.move.gal.structural.smt.DeadlockTester.verifyPossible(DeadlockTester.java:642)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMTIncremental(DeadlockTester.java:339)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMT(DeadlockTester.java:223)
at fr.lip6.move.gal.application.solver.ReachabilitySolver.applyReductions(ReachabilitySolver.java:95)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.addInvarianceKnowledge(LTLPropertySolver.java:701)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.applyKnowledgeBasedReductions(LTLPropertySolver.java:568)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.checkLTLProperty(LTLPropertySolver.java:261)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.runStutteringLTLTest(LTLPropertySolver.java:225)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.runStructuralLTLCheck(LTLPropertySolver.java:76)
at fr.lip6.move.gal.application.Application.startNoEx(Application.java:762)
at fr.lip6.move.gal.application.Application.start(Application.java:178)
at fr.lip6.move.gal.itscl.application.Application.start(Application.java:45)
at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:203)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:136)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:402)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:255)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:77)
at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
at java.base/java.lang.reflect.Method.invoke(Method.java:568)
at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:659)
at org.eclipse.equinox.launcher.Main.basicRun(Main.java:596)
at org.eclipse.equinox.launcher.Main.run(Main.java:1467)
at org.eclipse.equinox.launcher.Main.main(Main.java:1440)
[2023-03-16 13:08:31] [WARNING] SMT solver failed with error :SMT solver raised an error when submitting script.... while checking expressions.
[2023-03-16 13:08:31] [INFO ] After 25027ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0
Parikh walk visited 0 properties in 0 ms.
Support contains 2 out of 1428 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 1428/1428 places, 150572/150572 transitions.
Applied a total of 0 rules in 1096 ms. Remains 1428 /1428 variables (removed 0) and now considering 150572/150572 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 1096 ms. Remains : 1428/1428 places, 150572/150572 transitions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 1428/1428 places, 150572/150572 transitions.
Applied a total of 0 rules in 1093 ms. Remains 1428 /1428 variables (removed 0) and now considering 150572/150572 (removed 0) transitions.
[2023-03-16 13:08:33] [INFO ] Flow matrix only has 84689 transitions (discarded 65883 similar events)
[2023-03-16 13:08:33] [INFO ] Invariant cache hit.
[2023-03-16 13:08:41] [INFO ] Implicit Places using invariants in 8349 ms returned []
Implicit Place search using SMT only with invariants took 8351 ms to find 0 implicit places.
[2023-03-16 13:08:41] [INFO ] Flow matrix only has 84689 transitions (discarded 65883 similar events)
[2023-03-16 13:08:41] [INFO ] Invariant cache hit.
[2023-03-16 13:09:11] [INFO ] Performed 97825/150572 'is it Dead' test of which 0 returned DEAD in 30 seconds.
[2023-03-16 13:09:28] [INFO ] Dead Transitions using invariants and state equation in 46853 ms found 0 transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 56310 ms. Remains : 1428/1428 places, 150572/150572 transitions.
Knowledge obtained : [(AND (NOT p0) p1), (X (AND (NOT p0) p1)), (X (NOT (AND (NOT p0) (NOT p1)))), (X (X (AND (NOT p0) p1))), (X (X (NOT (AND (NOT p0) (NOT p1)))))]
False Knowledge obtained : [(F (NOT (AND (NOT p0) p1)))]
Knowledge based reduction with 5 factoid took 233 ms. Reduced automaton from 2 states, 4 edges and 2 AP (stutter insensitive) to 2 states, 4 edges and 2 AP (stutter insensitive).
Stuttering acceptance computed with spot in 88 ms :[(AND (NOT p0) (NOT p1)), (AND (NOT p0) (NOT p1))]
Stuttering acceptance computed with spot in 61 ms :[(AND (NOT p0) (NOT p1)), (AND (NOT p0) (NOT p1))]
Stuttering acceptance computed with spot in 70 ms :[(AND (NOT p0) (NOT p1)), (AND (NOT p0) (NOT p1))]
Product exploration explored 100000 steps with 0 reset in 8272 ms.
Product exploration explored 100000 steps with 0 reset in 8448 ms.
Support contains 2 out of 1428 places. Attempting structural reductions.
Starting structural reductions in SI_LTL mode, iteration 0 : 1428/1428 places, 151084/151084 transitions.
Applied a total of 0 rules in 1023 ms. Remains 1428 /1428 variables (removed 0) and now considering 151084/151084 (removed 0) transitions.
[2023-03-16 13:09:47] [INFO ] Flow matrix only has 84690 transitions (discarded 66394 similar events)
// Phase 1: matrix 84690 rows 1428 cols
[2023-03-16 13:09:47] [INFO ] Computed 18 place invariants in 267 ms
[2023-03-16 13:09:56] [INFO ] Implicit Places using invariants in 9084 ms returned []
Implicit Place search using SMT only with invariants took 9085 ms to find 0 implicit places.
[2023-03-16 13:09:56] [INFO ] Flow matrix only has 84690 transitions (discarded 66394 similar events)
[2023-03-16 13:09:56] [INFO ] Invariant cache hit.
[2023-03-16 13:10:26] [INFO ] Performed 95963/151084 'is it Dead' test of which 0 returned DEAD in 30 seconds.
[2023-03-16 13:10:44] [INFO ] Dead Transitions using invariants and state equation in 47741 ms found 0 transitions.
Finished structural reductions in SI_LTL mode , in 1 iterations and 57852 ms. Remains : 1428/1428 places, 151084/151084 transitions.
Treatment of property RERS17pb114-PT-7-LTLCardinality-05 finished in 445512 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(X((X(p0) U ((X(p0)&&(p1 U p2))||X(G(p0))))))'
Support contains 5 out of 1429 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 1429/1429 places, 151085/151085 transitions.
Applied a total of 0 rules in 754 ms. Remains 1429 /1429 variables (removed 0) and now considering 151085/151085 (removed 0) transitions.
[2023-03-16 13:10:50] [INFO ] Flow matrix only has 84691 transitions (discarded 66394 similar events)
// Phase 1: matrix 84691 rows 1429 cols
[2023-03-16 13:10:50] [INFO ] Computed 18 place invariants in 309 ms
[2023-03-16 13:10:59] [INFO ] Implicit Places using invariants in 8915 ms returned []
Implicit Place search using SMT only with invariants took 8916 ms to find 0 implicit places.
[2023-03-16 13:10:59] [INFO ] Flow matrix only has 84691 transitions (discarded 66394 similar events)
[2023-03-16 13:10:59] [INFO ] Invariant cache hit.
[2023-03-16 13:11:29] [INFO ] Performed 98431/151085 'is it Dead' test of which 0 returned DEAD in 30 seconds.
[2023-03-16 13:11:45] [INFO ] Dead Transitions using invariants and state equation in 46258 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 55932 ms. Remains : 1429/1429 places, 151085/151085 transitions.
Stuttering acceptance computed with spot in 265 ms :[(NOT p0), (NOT p0), (NOT p0), (AND (NOT p0) (NOT p2)), true, (AND (NOT p0) (NOT p2)), (NOT p2)]
Running random walk in product with property : RERS17pb114-PT-7-LTLCardinality-06 automaton TGBA Formula[mat=[[{ cond=true, acceptance={} source=0 dest: 1}], [{ cond=(AND (NOT p2) (NOT p1) p0), acceptance={} source=1 dest: 1}, { cond=(AND (NOT p2) (NOT p1) (NOT p0)), acceptance={0} source=1 dest: 1}, { cond=true, acceptance={} source=1 dest: 2}, { cond=(AND (NOT p2) p1 p0), acceptance={} source=1 dest: 3}, { cond=(AND (NOT p2) p1 (NOT p0)), acceptance={0} source=1 dest: 3}], [{ cond=(NOT p0), acceptance={} source=2 dest: 4}], [{ cond=(AND (NOT p2) (NOT p1) p0), acceptance={} source=3 dest: 1}, { cond=(AND (NOT p2) (NOT p1) (NOT p0)), acceptance={0} source=3 dest: 1}, { cond=(AND (NOT p2) (NOT p1)), acceptance={} source=3 dest: 2}, { cond=(AND (NOT p2) p1 p0), acceptance={} source=3 dest: 3}, { cond=(AND (NOT p2) p1 (NOT p0)), acceptance={0} source=3 dest: 3}, { cond=(AND (NOT p2) p1), acceptance={} source=3 dest: 5}], [{ cond=true, acceptance={0} source=4 dest: 4}], [{ cond=(AND (NOT p2) (NOT p1) (NOT p0)), acceptance={} source=5 dest: 4}, { cond=(AND (NOT p2) p1 (NOT p0)), acceptance={} source=5 dest: 6}], [{ cond=(AND (NOT p2) (NOT p1)), acceptance={} source=6 dest: 4}, { cond=(AND (NOT p2) p1), acceptance={0} source=6 dest: 6}]], initial=0, aps=[p2:(LEQ 2 s935), p1:(GT s997 s278), p0:(GT s1163 s1145)], nbAcceptance=1, properties=[trans-labels, explicit-labels, trans-acc, no-univ-branch, stutter-sensitive], stateDesc=[null, null, null, null, null, null, null][false, false, false, false, false, false, false]]
Stuttering criterion allowed to conclude after 1 steps with 0 reset in 4 ms.
FORMULA RERS17pb114-PT-7-LTLCardinality-06 FALSE TECHNIQUES STUTTER_TEST
Treatment of property RERS17pb114-PT-7-LTLCardinality-06 finished in 56639 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(X(X(G(p0))))'
Support contains 1 out of 1429 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 1429/1429 places, 151085/151085 transitions.
Applied a total of 0 rules in 680 ms. Remains 1429 /1429 variables (removed 0) and now considering 151085/151085 (removed 0) transitions.
[2023-03-16 13:11:47] [INFO ] Flow matrix only has 84691 transitions (discarded 66394 similar events)
[2023-03-16 13:11:47] [INFO ] Invariant cache hit.
[2023-03-16 13:11:55] [INFO ] Implicit Places using invariants in 8521 ms returned []
Implicit Place search using SMT only with invariants took 8522 ms to find 0 implicit places.
[2023-03-16 13:11:55] [INFO ] Flow matrix only has 84691 transitions (discarded 66394 similar events)
[2023-03-16 13:11:55] [INFO ] Invariant cache hit.
[2023-03-16 13:12:25] [INFO ] Performed 98895/151085 'is it Dead' test of which 0 returned DEAD in 30 seconds.
[2023-03-16 13:12:41] [INFO ] Dead Transitions using invariants and state equation in 46076 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 55285 ms. Remains : 1429/1429 places, 151085/151085 transitions.
Stuttering acceptance computed with spot in 142 ms :[true, (NOT p0), (NOT p0), (NOT p0)]
Running random walk in product with property : RERS17pb114-PT-7-LTLCardinality-08 automaton TGBA Formula[mat=[[{ cond=true, acceptance={0} source=0 dest: 0}], [{ cond=(NOT p0), acceptance={} source=1 dest: 0}, { cond=p0, acceptance={} source=1 dest: 1}], [{ cond=true, acceptance={} source=2 dest: 1}], [{ cond=true, acceptance={} source=3 dest: 2}]], initial=3, aps=[p0:(LEQ 3 s1397)], nbAcceptance=1, properties=[trans-labels, explicit-labels, trans-acc, complete, deterministic, no-univ-branch, unambiguous, semi-deterministic, stutter-sensitive, terminal, very-weak, weak, inherently-weak], stateDesc=[null, null, null, null][false, false, false, false]]
Stuttering criterion allowed to conclude after 1 steps with 0 reset in 4 ms.
FORMULA RERS17pb114-PT-7-LTLCardinality-08 FALSE TECHNIQUES STUTTER_TEST
Treatment of property RERS17pb114-PT-7-LTLCardinality-08 finished in 55906 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(X(X(F((G(p0)||(p0&&X(p1)))))))'
Support contains 4 out of 1429 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 1429/1429 places, 151085/151085 transitions.
Applied a total of 0 rules in 576 ms. Remains 1429 /1429 variables (removed 0) and now considering 151085/151085 (removed 0) transitions.
[2023-03-16 13:12:42] [INFO ] Flow matrix only has 84691 transitions (discarded 66394 similar events)
[2023-03-16 13:12:42] [INFO ] Invariant cache hit.
[2023-03-16 13:12:51] [INFO ] Implicit Places using invariants in 8926 ms returned []
Implicit Place search using SMT only with invariants took 8927 ms to find 0 implicit places.
[2023-03-16 13:12:51] [INFO ] Flow matrix only has 84691 transitions (discarded 66394 similar events)
[2023-03-16 13:12:51] [INFO ] Invariant cache hit.
[2023-03-16 13:13:21] [INFO ] Performed 98184/151085 'is it Dead' test of which 0 returned DEAD in 30 seconds.
[2023-03-16 13:13:37] [INFO ] Dead Transitions using invariants and state equation in 46265 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 55774 ms. Remains : 1429/1429 places, 151085/151085 transitions.
Stuttering acceptance computed with spot in 155 ms :[(NOT p0), (AND (NOT p0) (NOT p1)), (NOT p0), (NOT p0)]
Running random walk in product with property : RERS17pb114-PT-7-LTLCardinality-10 automaton TGBA Formula[mat=[[{ cond=(NOT p0), acceptance={0} source=0 dest: 0}, { cond=p0, acceptance={} source=0 dest: 1}], [{ cond=(AND (NOT p0) (NOT p1)), acceptance={0} source=1 dest: 0}, { cond=(AND p0 (NOT p1)), acceptance={} source=1 dest: 1}], [{ cond=true, acceptance={} source=2 dest: 0}], [{ cond=true, acceptance={} source=3 dest: 2}]], initial=3, aps=[p0:(GT s1009 s945), p1:(LEQ s587 s205)], nbAcceptance=1, properties=[trans-labels, explicit-labels, trans-acc, deterministic, no-univ-branch, unambiguous, semi-deterministic, stutter-sensitive], stateDesc=[null, null, null, null][false, false, false, false]]
Stuttering criterion allowed to conclude after 1 steps with 0 reset in 5 ms.
FORMULA RERS17pb114-PT-7-LTLCardinality-10 FALSE TECHNIQUES STUTTER_TEST
Treatment of property RERS17pb114-PT-7-LTLCardinality-10 finished in 56440 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(F(G(p0)))'
Support contains 1 out of 1429 places. Attempting structural reductions.
Starting structural reductions in SI_LTL mode, iteration 0 : 1429/1429 places, 151085/151085 transitions.
Reduce places removed 1 places and 1 transitions.
Applied a total of 0 rules in 1149 ms. Remains 1428 /1429 variables (removed 1) and now considering 151084/151085 (removed 1) transitions.
[2023-03-16 13:13:39] [INFO ] Flow matrix only has 84690 transitions (discarded 66394 similar events)
// Phase 1: matrix 84690 rows 1428 cols
[2023-03-16 13:13:40] [INFO ] Computed 18 place invariants in 300 ms
[2023-03-16 13:13:49] [INFO ] Implicit Places using invariants in 9229 ms returned []
Implicit Place search using SMT only with invariants took 9232 ms to find 0 implicit places.
[2023-03-16 13:13:49] [INFO ] Flow matrix only has 84690 transitions (discarded 66394 similar events)
[2023-03-16 13:13:49] [INFO ] Invariant cache hit.
[2023-03-16 13:14:19] [INFO ] Performed 98914/151084 'is it Dead' test of which 0 returned DEAD in 30 seconds.
[2023-03-16 13:14:35] [INFO ] Dead Transitions using invariants and state equation in 46525 ms found 0 transitions.
Finished structural reductions in SI_LTL mode , in 1 iterations and 56910 ms. Remains : 1428/1429 places, 151084/151085 transitions.
Stuttering acceptance computed with spot in 44 ms :[(NOT p0)]
Running random walk in product with property : RERS17pb114-PT-7-LTLCardinality-12 automaton TGBA Formula[mat=[[{ cond=p0, acceptance={} source=0 dest: 0}, { cond=(NOT p0), acceptance={0} source=0 dest: 0}]], initial=0, aps=[p0:(GT 3 s1012)], nbAcceptance=1, properties=[trans-labels, explicit-labels, trans-acc, complete, deterministic, no-univ-branch, unambiguous, semi-deterministic, stutter-invariant], stateDesc=[null][true]]
Product exploration explored 100000 steps with 0 reset in 8649 ms.
Product exploration explored 100000 steps with 0 reset in 8232 ms.
Computed a total of 0 stabilizing places and 0 stable transitions
Computed a total of 0 stabilizing places and 0 stable transitions
Knowledge obtained : [p0, (X p0), (X (X p0))]
False Knowledge obtained : []
Knowledge based reduction with 3 factoid took 132 ms. Reduced automaton from 1 states, 2 edges and 1 AP (stutter insensitive) to 1 states, 2 edges and 1 AP (stutter insensitive).
Stuttering acceptance computed with spot in 41 ms :[(NOT p0)]
Finished random walk after 7467 steps, including 2 resets, run visited all 1 properties in 432 ms. (steps per millisecond=17 )
Knowledge obtained : [p0, (X p0), (X (X p0))]
False Knowledge obtained : [(F (NOT p0))]
Knowledge based reduction with 3 factoid took 129 ms. Reduced automaton from 1 states, 2 edges and 1 AP (stutter insensitive) to 1 states, 2 edges and 1 AP (stutter insensitive).
Stuttering acceptance computed with spot in 26 ms :[(NOT p0)]
Stuttering acceptance computed with spot in 38 ms :[(NOT p0)]
Support contains 1 out of 1428 places. Attempting structural reductions.
Starting structural reductions in SI_LTL mode, iteration 0 : 1428/1428 places, 151084/151084 transitions.
Applied a total of 0 rules in 1009 ms. Remains 1428 /1428 variables (removed 0) and now considering 151084/151084 (removed 0) transitions.
[2023-03-16 13:14:55] [INFO ] Flow matrix only has 84690 transitions (discarded 66394 similar events)
[2023-03-16 13:14:55] [INFO ] Invariant cache hit.
[2023-03-16 13:15:04] [INFO ] Implicit Places using invariants in 8577 ms returned []
Implicit Place search using SMT only with invariants took 8578 ms to find 0 implicit places.
[2023-03-16 13:15:04] [INFO ] Flow matrix only has 84690 transitions (discarded 66394 similar events)
[2023-03-16 13:15:04] [INFO ] Invariant cache hit.
[2023-03-16 13:15:34] [INFO ] Performed 94778/151084 'is it Dead' test of which 0 returned DEAD in 30 seconds.
[2023-03-16 13:15:52] [INFO ] Dead Transitions using invariants and state equation in 48248 ms found 0 transitions.
Finished structural reductions in SI_LTL mode , in 1 iterations and 57838 ms. Remains : 1428/1428 places, 151084/151084 transitions.
Computed a total of 0 stabilizing places and 0 stable transitions
Computed a total of 0 stabilizing places and 0 stable transitions
Knowledge obtained : [p0, (X p0), (X (X p0))]
False Knowledge obtained : []
Knowledge based reduction with 3 factoid took 114 ms. Reduced automaton from 1 states, 2 edges and 1 AP (stutter insensitive) to 1 states, 2 edges and 1 AP (stutter insensitive).
Stuttering acceptance computed with spot in 28 ms :[(NOT p0)]
Finished random walk after 2176 steps, including 0 resets, run visited all 1 properties in 45 ms. (steps per millisecond=48 )
Knowledge obtained : [p0, (X p0), (X (X p0))]
False Knowledge obtained : [(F (NOT p0))]
Knowledge based reduction with 3 factoid took 136 ms. Reduced automaton from 1 states, 2 edges and 1 AP (stutter insensitive) to 1 states, 2 edges and 1 AP (stutter insensitive).
Stuttering acceptance computed with spot in 37 ms :[(NOT p0)]
Stuttering acceptance computed with spot in 35 ms :[(NOT p0)]
Stuttering acceptance computed with spot in 47 ms :[(NOT p0)]
Product exploration explored 100000 steps with 0 reset in 8662 ms.
Product exploration explored 100000 steps with 0 reset in 8687 ms.
Support contains 1 out of 1428 places. Attempting structural reductions.
Starting structural reductions in SI_LTL mode, iteration 0 : 1428/1428 places, 151084/151084 transitions.
Applied a total of 0 rules in 1021 ms. Remains 1428 /1428 variables (removed 0) and now considering 151084/151084 (removed 0) transitions.
[2023-03-16 13:16:12] [INFO ] Flow matrix only has 84690 transitions (discarded 66394 similar events)
[2023-03-16 13:16:12] [INFO ] Invariant cache hit.
[2023-03-16 13:16:21] [INFO ] Implicit Places using invariants in 8550 ms returned []
Implicit Place search using SMT only with invariants took 8551 ms to find 0 implicit places.
[2023-03-16 13:16:21] [INFO ] Flow matrix only has 84690 transitions (discarded 66394 similar events)
[2023-03-16 13:16:21] [INFO ] Invariant cache hit.
[2023-03-16 13:16:51] [INFO ] Performed 93538/151084 'is it Dead' test of which 0 returned DEAD in 30 seconds.
[2023-03-16 13:17:10] [INFO ] Dead Transitions using invariants and state equation in 49000 ms found 0 transitions.
Finished structural reductions in SI_LTL mode , in 1 iterations and 58579 ms. Remains : 1428/1428 places, 151084/151084 transitions.
Treatment of property RERS17pb114-PT-7-LTLCardinality-12 finished in 217809 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(X(X(F((G(p0)||(p1 U (p2 U p3)))))))'
Support contains 2 out of 1429 places. Attempting structural reductions.
Property had overlarge support with respect to TGBA, discarding it for now.
Starting structural reductions in LTL mode, iteration 0 : 1429/1429 places, 151085/151085 transitions.
Applied a total of 0 rules in 629 ms. Remains 1429 /1429 variables (removed 0) and now considering 151085/151085 (removed 0) transitions.
[2023-03-16 13:17:17] [INFO ] Flow matrix only has 84691 transitions (discarded 66394 similar events)
// Phase 1: matrix 84691 rows 1429 cols
[2023-03-16 13:17:17] [INFO ] Computed 18 place invariants in 287 ms
[2023-03-16 13:17:26] [INFO ] Implicit Places using invariants in 9734 ms returned []
Implicit Place search using SMT only with invariants took 9736 ms to find 0 implicit places.
[2023-03-16 13:17:26] [INFO ] Flow matrix only has 84691 transitions (discarded 66394 similar events)
[2023-03-16 13:17:26] [INFO ] Invariant cache hit.
[2023-03-16 13:17:57] [INFO ] Performed 89449/151085 'is it Dead' test of which 0 returned DEAD in 30 seconds.
[2023-03-16 13:18:17] [INFO ] Dead Transitions using invariants and state equation in 50624 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 60994 ms. Remains : 1429/1429 places, 151085/151085 transitions.
Stuttering acceptance computed with spot in 126 ms :[(AND (NOT p0) (NOT p3)), (AND (NOT p0) (NOT p3)), (AND (NOT p0) (NOT p3))]
Running random walk in product with property : RERS17pb114-PT-7-LTLCardinality-13 automaton TGBA Formula[mat=[[{ cond=(AND p0 (NOT p3)), acceptance={} source=0 dest: 0}, { cond=(AND (NOT p0) (NOT p3)), acceptance={0} source=0 dest: 0}], [{ cond=true, acceptance={} source=1 dest: 0}], [{ cond=true, acceptance={} source=2 dest: 1}]], initial=2, aps=[p0:(LEQ 3 s1123), p3:(LEQ 3 s7)], nbAcceptance=1, properties=[trans-labels, explicit-labels, trans-acc, deterministic, no-univ-branch, unambiguous, semi-deterministic, stutter-sensitive], stateDesc=[null, null, null][false, false, false]]
Stuttering criterion allowed to conclude after 1 steps with 0 reset in 4 ms.
FORMULA RERS17pb114-PT-7-LTLCardinality-13 FALSE TECHNIQUES STUTTER_TEST
Treatment of property RERS17pb114-PT-7-LTLCardinality-13 finished in 61565 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(X((p0 U (p1||X((G(!p0) U (p1&&G(!p0))))))))'
Support contains 3 out of 1429 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 1429/1429 places, 151085/151085 transitions.
Applied a total of 0 rules in 677 ms. Remains 1429 /1429 variables (removed 0) and now considering 151085/151085 (removed 0) transitions.
[2023-03-16 13:18:18] [INFO ] Flow matrix only has 84691 transitions (discarded 66394 similar events)
[2023-03-16 13:18:18] [INFO ] Invariant cache hit.
[2023-03-16 13:18:27] [INFO ] Implicit Places using invariants in 8985 ms returned []
Implicit Place search using SMT only with invariants took 8986 ms to find 0 implicit places.
[2023-03-16 13:18:27] [INFO ] Flow matrix only has 84691 transitions (discarded 66394 similar events)
[2023-03-16 13:18:27] [INFO ] Invariant cache hit.
[2023-03-16 13:18:57] [INFO ] Performed 91205/151085 'is it Dead' test of which 0 returned DEAD in 30 seconds.
[2023-03-16 13:19:17] [INFO ] Dead Transitions using invariants and state equation in 49946 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 59616 ms. Remains : 1429/1429 places, 151085/151085 transitions.
Stuttering acceptance computed with spot in 194 ms :[p0, (NOT p1), true, (NOT p1), (OR (NOT p1) p0)]
Running random walk in product with property : RERS17pb114-PT-7-LTLCardinality-14 automaton TGBA Formula[mat=[[{ cond=(NOT p0), acceptance={} source=0 dest: 0}, { cond=p0, acceptance={} source=0 dest: 2}], [{ cond=(AND (NOT p1) p0), acceptance={0} source=1 dest: 1}, { cond=(AND (NOT p1) (NOT p0)), acceptance={0} source=1 dest: 4}], [{ cond=true, acceptance={0} source=2 dest: 2}], [{ cond=true, acceptance={} source=3 dest: 1}], [{ cond=(AND p1 (NOT p0)), acceptance={0} source=4 dest: 0}, { cond=p0, acceptance={0} source=4 dest: 2}, { cond=(AND (NOT p1) (NOT p0)), acceptance={0} source=4 dest: 4}]], initial=3, aps=[p0:(GT s1311 s393), p1:(GT 2 s211)], nbAcceptance=1, properties=[trans-labels, explicit-labels, trans-acc, deterministic, no-univ-branch, unambiguous, semi-deterministic, stutter-sensitive, very-weak, weak, inherently-weak], stateDesc=[null, null, null, null, null][false, false, false, false, false]]
Product exploration timeout after 56500 steps with 28250 reset in 10001 ms.
Product exploration timeout after 58510 steps with 29255 reset in 10002 ms.
Computed a total of 1 stabilizing places and 1 stable transitions
Computed a total of 1 stabilizing places and 1 stable transitions
Knowledge obtained : [(AND (NOT p0) p1), (X (NOT (AND (NOT p1) p0))), (X (NOT (AND (NOT p1) (NOT p0)))), (X (X (NOT (AND (NOT p1) p0)))), (X (X (AND p1 (NOT p0)))), (X (X (NOT p0))), (X (X (NOT (AND (NOT p1) (NOT p0)))))]
False Knowledge obtained : []
Property proved to be true thanks to knowledge :(X (NOT (AND (NOT p1) (NOT p0))))
Knowledge based reduction with 7 factoid took 141 ms. Reduced automaton from 5 states, 9 edges and 2 AP (stutter sensitive) to 1 states, 0 edges and 0 AP (stutter insensitive).
FORMULA RERS17pb114-PT-7-LTLCardinality-14 TRUE TECHNIQUES KNOWLEDGE
Treatment of property RERS17pb114-PT-7-LTLCardinality-14 finished in 80727 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(F(G((p0||X((F(G(p1))||(G(p2) U (p0&&G(p2)))))))))'
Support contains 4 out of 1429 places. Attempting structural reductions.
Starting structural reductions in SI_LTL mode, iteration 0 : 1429/1429 places, 151085/151085 transitions.
Reduce places removed 1 places and 1 transitions.
Applied a total of 0 rules in 1087 ms. Remains 1428 /1429 variables (removed 1) and now considering 151084/151085 (removed 1) transitions.
[2023-03-16 13:19:39] [INFO ] Flow matrix only has 84690 transitions (discarded 66394 similar events)
// Phase 1: matrix 84690 rows 1428 cols
[2023-03-16 13:19:40] [INFO ] Computed 18 place invariants in 378 ms
[2023-03-16 13:19:49] [INFO ] Implicit Places using invariants in 9199 ms returned []
Implicit Place search using SMT only with invariants took 9202 ms to find 0 implicit places.
[2023-03-16 13:19:49] [INFO ] Flow matrix only has 84690 transitions (discarded 66394 similar events)
[2023-03-16 13:19:49] [INFO ] Invariant cache hit.
[2023-03-16 13:20:19] [INFO ] Performed 99680/151084 'is it Dead' test of which 0 returned DEAD in 30 seconds.
[2023-03-16 13:20:34] [INFO ] Dead Transitions using invariants and state equation in 45562 ms found 0 transitions.
Finished structural reductions in SI_LTL mode , in 1 iterations and 55856 ms. Remains : 1428/1429 places, 151084/151085 transitions.
Stuttering acceptance computed with spot in 183 ms :[(AND (NOT p0) (NOT p1)), (AND (NOT p0) (NOT p1)), (AND (NOT p0) (NOT p1)), (AND (NOT p0) (NOT p1) (NOT p2))]
Running random walk in product with property : RERS17pb114-PT-7-LTLCardinality-15 automaton TGBA Formula[mat=[[{ cond=true, acceptance={} source=0 dest: 0}, { cond=(NOT p0), acceptance={} source=0 dest: 1}], [{ cond=(AND (NOT p0) p1), acceptance={0, 2} source=1 dest: 1}, { cond=(AND (NOT p0) (NOT p1)), acceptance={0, 1, 2} source=1 dest: 1}, { cond=(AND p1 (NOT p2)), acceptance={2} source=1 dest: 2}, { cond=(AND (NOT p1) (NOT p2)), acceptance={1, 2} source=1 dest: 2}, { cond=(AND p0 p1 p2), acceptance={} source=1 dest: 3}, { cond=(AND p0 (NOT p1) p2), acceptance={1} source=1 dest: 3}], [{ cond=(AND (NOT p0) p1), acceptance={0, 2} source=2 dest: 1}, { cond=(AND (NOT p0) (NOT p1)), acceptance={0, 1, 2} source=2 dest: 1}, { cond=p1, acceptance={2} source=2 dest: 2}, { cond=(NOT p1), acceptance={1, 2} source=2 dest: 2}], [{ cond=(AND (NOT p0) p1 (NOT p2)), acceptance={0, 2} source=3 dest: 1}, { cond=(AND (NOT p0) (NOT p1) (NOT p2)), acceptance={0, 1, 2} source=3 dest: 1}, { cond=(AND p1 (NOT p2)), acceptance={2} source=3 dest: 2}, { cond=(AND (NOT p1) (NOT p2)), acceptance={1, 2} source=3 dest: 2}, { cond=(AND p0 p1 p2), acceptance={} source=3 dest: 3}, { cond=(AND (NOT p0) p1 p2), acceptance={0} source=3 dest: 3}, { cond=(AND p0 (NOT p1) p2), acceptance={1} source=3 dest: 3}, { cond=(AND (NOT p0) (NOT p1) p2), acceptance={0, 1} source=3 dest: 3}]], initial=0, aps=[p0:(LEQ 2 s1210), p1:(GT s731 s994), p2:(LEQ 3 s887)], nbAcceptance=3, properties=[trans-labels, explicit-labels, trans-acc, complete, no-univ-branch, stutter-invariant], stateDesc=[null, null, null, null][true, true, true, true]]
Stuttering criterion allowed to conclude after 0 steps with 0 reset in 7 ms.
FORMULA RERS17pb114-PT-7-LTLCardinality-15 FALSE TECHNIQUES STUTTER_TEST
Treatment of property RERS17pb114-PT-7-LTLCardinality-15 finished in 56460 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(X(X(G((p0 U p1)))))'
Found a Lengthening insensitive property : RERS17pb114-PT-7-LTLCardinality-03
Stuttering acceptance computed with spot in 258 ms :[(NOT p1), (NOT p1), (NOT p1), true, (NOT p1)]
Support contains 2 out of 1429 places. Attempting structural reductions.
Starting structural reductions in LI_LTL mode, iteration 0 : 1429/1429 places, 151085/151085 transitions.
Reduce places removed 1 places and 1 transitions.
Applied a total of 0 rules in 1066 ms. Remains 1428 /1429 variables (removed 1) and now considering 151084/151085 (removed 1) transitions.
[2023-03-16 13:20:36] [INFO ] Flow matrix only has 84690 transitions (discarded 66394 similar events)
[2023-03-16 13:20:36] [INFO ] Invariant cache hit.
[2023-03-16 13:20:45] [INFO ] Implicit Places using invariants in 8560 ms returned []
Implicit Place search using SMT only with invariants took 8560 ms to find 0 implicit places.
[2023-03-16 13:20:45] [INFO ] Flow matrix only has 84690 transitions (discarded 66394 similar events)
[2023-03-16 13:20:45] [INFO ] Invariant cache hit.
[2023-03-16 13:21:15] [INFO ] Performed 98880/151084 'is it Dead' test of which 0 returned DEAD in 30 seconds.
[2023-03-16 13:21:31] [INFO ] Dead Transitions using invariants and state equation in 46172 ms found 0 transitions.
Finished structural reductions in LI_LTL mode , in 1 iterations and 55803 ms. Remains : 1428/1429 places, 151084/151085 transitions.
Running random walk in product with property : RERS17pb114-PT-7-LTLCardinality-03 automaton TGBA Formula[mat=[[{ cond=true, acceptance={} source=0 dest: 1}], [{ cond=true, acceptance={} source=1 dest: 2}], [{ cond=(OR p1 p0), acceptance={} source=2 dest: 2}, { cond=(AND (NOT p1) (NOT p0)), acceptance={} source=2 dest: 3}, { cond=(AND (NOT p1) p0), acceptance={} source=2 dest: 4}], [{ cond=true, acceptance={0} source=3 dest: 3}], [{ cond=(AND (NOT p1) (NOT p0)), acceptance={0} source=4 dest: 3}, { cond=(AND (NOT p1) p0), acceptance={0} source=4 dest: 4}]], initial=0, aps=[p1:(GT 2 s12), p0:(LEQ 1 s1402)], nbAcceptance=1, properties=[trans-labels, explicit-labels, trans-acc, no-univ-branch, stutter-sensitive, very-weak, weak, inherently-weak, sl-invariant], stateDesc=[null, null, null, null, null][false, false, false, false, false]]
Product exploration explored 100000 steps with 0 reset in 8275 ms.
Product exploration explored 100000 steps with 0 reset in 8287 ms.
Computed a total of 0 stabilizing places and 0 stable transitions
Computed a total of 0 stabilizing places and 0 stable transitions
Knowledge obtained : [(AND p1 (NOT p0)), (X (X (NOT (AND (NOT p1) p0)))), (X (X (OR p1 p0))), (X (X (NOT (AND (NOT p1) (NOT p0)))))]
False Knowledge obtained : []
Knowledge based reduction with 4 factoid took 175 ms. Reduced automaton from 5 states, 8 edges and 2 AP (stutter sensitive) to 5 states, 8 edges and 2 AP (stutter sensitive).
Stuttering acceptance computed with spot in 153 ms :[(NOT p1), (NOT p1), (NOT p1), true, (NOT p1)]
Incomplete random walk after 10000 steps, including 2 resets, run finished after 735 ms. (steps per millisecond=13 ) properties (out of 3) seen :2
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 62 ms. (steps per millisecond=161 ) properties (out of 1) seen :0
Running SMT prover for 1 properties.
[2023-03-16 13:21:50] [INFO ] Flow matrix only has 84690 transitions (discarded 66394 similar events)
[2023-03-16 13:21:50] [INFO ] Invariant cache hit.
[2023-03-16 13:21:50] [INFO ] [Real]Absence check using 18 positive place invariants in 14 ms returned sat
[2023-03-16 13:22:11] [INFO ] After 20733ms SMT Verify possible using state equation in real domain returned unsat :0 sat :1
[2023-03-16 13:22:11] [INFO ] State equation strengthened by 773 read => feed constraints.
java.lang.RuntimeException: SMT solver raised an error when submitting script. Raised (error "Failed to assert expression: java.io.IOException: Broken pipe ...
at fr.lip6.move.gal.structural.smt.SMTUtils.execAndCheckResult(SMTUtils.java:251)
at fr.lip6.move.gal.structural.smt.DeadlockTester.verifyPossible(DeadlockTester.java:642)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMTIncremental(DeadlockTester.java:339)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMT(DeadlockTester.java:223)
at fr.lip6.move.gal.application.solver.ReachabilitySolver.applyReductions(ReachabilitySolver.java:95)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.addInvarianceKnowledge(LTLPropertySolver.java:701)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.applyKnowledgeBasedReductions(LTLPropertySolver.java:568)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.checkLTLProperty(LTLPropertySolver.java:251)
at fr.lip6.move.gal.application.solver.ltl.LTLLengthAwareSolver.runSLCLLTLTest(LTLLengthAwareSolver.java:100)
at fr.lip6.move.gal.application.Application.startNoEx(Application.java:764)
at fr.lip6.move.gal.application.Application.start(Application.java:178)
at fr.lip6.move.gal.itscl.application.Application.start(Application.java:45)
at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:203)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:136)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:402)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:255)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:77)
at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
at java.base/java.lang.reflect.Method.invoke(Method.java:568)
at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:659)
at org.eclipse.equinox.launcher.Main.basicRun(Main.java:596)
at org.eclipse.equinox.launcher.Main.run(Main.java:1467)
at org.eclipse.equinox.launcher.Main.main(Main.java:1440)
[2023-03-16 13:22:15] [WARNING] SMT solver failed with error :SMT solver raised an error when submitting script.... while checking expressions.
[2023-03-16 13:22:15] [INFO ] After 25026ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0
Parikh walk visited 0 properties in 0 ms.
Support contains 2 out of 1428 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 1428/1428 places, 151084/151084 transitions.
Drop transitions removed 512 transitions
Reduce isomorphic transitions removed 512 transitions.
Iterating post reduction 0 with 512 rules applied. Total rules applied 512 place count 1428 transition count 150572
Applied a total of 512 rules in 1332 ms. Remains 1428 /1428 variables (removed 0) and now considering 150572/151084 (removed 512) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 1336 ms. Remains : 1428/1428 places, 150572/151084 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 759 ms. (steps per millisecond=13 ) properties (out of 1) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 61 ms. (steps per millisecond=163 ) properties (out of 1) seen :0
Interrupted probabilistic random walk after 5511 steps, run timeout after 3006 ms. (steps per millisecond=1 ) properties seen :{}
Probabilistic random walk after 5511 steps, saw 5088 distinct states, run finished after 3006 ms. (steps per millisecond=1 ) properties seen :0
Running SMT prover for 1 properties.
[2023-03-16 13:22:20] [INFO ] Flow matrix only has 84689 transitions (discarded 65883 similar events)
// Phase 1: matrix 84689 rows 1428 cols
[2023-03-16 13:22:21] [INFO ] Computed 18 place invariants in 299 ms
[2023-03-16 13:22:21] [INFO ] [Real]Absence check using 18 positive place invariants in 14 ms returned sat
[2023-03-16 13:22:42] [INFO ] After 20662ms SMT Verify possible using state equation in real domain returned unsat :0 sat :1
[2023-03-16 13:22:42] [INFO ] State equation strengthened by 773 read => feed constraints.
java.lang.RuntimeException: SMT solver raised an error when submitting script. Raised (error "Failed to assert expression: java.io.IOException: Broken pipe ...
at fr.lip6.move.gal.structural.smt.SMTUtils.execAndCheckResult(SMTUtils.java:251)
at fr.lip6.move.gal.structural.smt.DeadlockTester.verifyPossible(DeadlockTester.java:642)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMTIncremental(DeadlockTester.java:339)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMT(DeadlockTester.java:223)
at fr.lip6.move.gal.application.solver.ReachabilitySolver.applyReductions(ReachabilitySolver.java:95)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.addInvarianceKnowledge(LTLPropertySolver.java:701)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.applyKnowledgeBasedReductions(LTLPropertySolver.java:568)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.checkLTLProperty(LTLPropertySolver.java:251)
at fr.lip6.move.gal.application.solver.ltl.LTLLengthAwareSolver.runSLCLLTLTest(LTLLengthAwareSolver.java:100)
at fr.lip6.move.gal.application.Application.startNoEx(Application.java:764)
at fr.lip6.move.gal.application.Application.start(Application.java:178)
at fr.lip6.move.gal.itscl.application.Application.start(Application.java:45)
at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:203)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:136)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:402)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:255)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:77)
at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
at java.base/java.lang.reflect.Method.invoke(Method.java:568)
at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:659)
at org.eclipse.equinox.launcher.Main.basicRun(Main.java:596)
at org.eclipse.equinox.launcher.Main.run(Main.java:1467)
at org.eclipse.equinox.launcher.Main.main(Main.java:1440)
[2023-03-16 13:22:46] [WARNING] SMT solver failed with error :SMT solver raised an error when submitting script.... while checking expressions.
[2023-03-16 13:22:46] [INFO ] After 25015ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0
Parikh walk visited 0 properties in 0 ms.
Support contains 2 out of 1428 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 1428/1428 places, 150572/150572 transitions.
Applied a total of 0 rules in 1177 ms. Remains 1428 /1428 variables (removed 0) and now considering 150572/150572 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 1177 ms. Remains : 1428/1428 places, 150572/150572 transitions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 1428/1428 places, 150572/150572 transitions.
Applied a total of 0 rules in 1110 ms. Remains 1428 /1428 variables (removed 0) and now considering 150572/150572 (removed 0) transitions.
[2023-03-16 13:22:48] [INFO ] Flow matrix only has 84689 transitions (discarded 65883 similar events)
[2023-03-16 13:22:48] [INFO ] Invariant cache hit.
[2023-03-16 13:22:57] [INFO ] Implicit Places using invariants in 8494 ms returned []
Implicit Place search using SMT only with invariants took 8495 ms to find 0 implicit places.
[2023-03-16 13:22:57] [INFO ] Flow matrix only has 84689 transitions (discarded 65883 similar events)
[2023-03-16 13:22:57] [INFO ] Invariant cache hit.
[2023-03-16 13:23:27] [INFO ] Performed 96650/150572 'is it Dead' test of which 0 returned DEAD in 30 seconds.
[2023-03-16 13:23:45] [INFO ] Dead Transitions using invariants and state equation in 48020 ms found 0 transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 57638 ms. Remains : 1428/1428 places, 150572/150572 transitions.
Knowledge obtained : [(AND p1 (NOT p0)), (X (X (NOT (AND (NOT p1) p0)))), (X (X (OR p1 p0))), (X (X (NOT (AND (NOT p1) (NOT p0)))))]
False Knowledge obtained : [(F (NOT (OR p0 p1))), (F (AND (NOT p0) (NOT p1)))]
Knowledge based reduction with 4 factoid took 253 ms. Reduced automaton from 5 states, 8 edges and 2 AP (stutter sensitive) to 5 states, 8 edges and 2 AP (stutter sensitive).
Stuttering acceptance computed with spot in 195 ms :[(NOT p1), (NOT p1), (NOT p1), true, (NOT p1)]
Stuttering acceptance computed with spot in 172 ms :[(NOT p1), (NOT p1), (NOT p1), true, (NOT p1)]
Support contains 2 out of 1428 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 1428/1428 places, 151084/151084 transitions.
Applied a total of 0 rules in 581 ms. Remains 1428 /1428 variables (removed 0) and now considering 151084/151084 (removed 0) transitions.
[2023-03-16 13:23:46] [INFO ] Flow matrix only has 84690 transitions (discarded 66394 similar events)
// Phase 1: matrix 84690 rows 1428 cols
[2023-03-16 13:23:47] [INFO ] Computed 18 place invariants in 296 ms
[2023-03-16 13:23:55] [INFO ] Implicit Places using invariants in 8805 ms returned []
Implicit Place search using SMT only with invariants took 8806 ms to find 0 implicit places.
[2023-03-16 13:23:55] [INFO ] Flow matrix only has 84690 transitions (discarded 66394 similar events)
[2023-03-16 13:23:55] [INFO ] Invariant cache hit.
[2023-03-16 13:24:25] [INFO ] Performed 93976/151084 'is it Dead' test of which 0 returned DEAD in 30 seconds.
[2023-03-16 13:24:44] [INFO ] Dead Transitions using invariants and state equation in 48635 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 58029 ms. Remains : 1428/1428 places, 151084/151084 transitions.
Computed a total of 0 stabilizing places and 0 stable transitions
Computed a total of 0 stabilizing places and 0 stable transitions
Knowledge obtained : [(AND (NOT p0) p1), (X (X (NOT (AND (NOT p0) (NOT p1))))), (X (X (NOT (AND p0 (NOT p1))))), (X (X (OR p0 p1)))]
False Knowledge obtained : []
Knowledge based reduction with 4 factoid took 191 ms. Reduced automaton from 5 states, 8 edges and 2 AP (stutter sensitive) to 5 states, 8 edges and 2 AP (stutter sensitive).
Stuttering acceptance computed with spot in 144 ms :[(NOT p1), (NOT p1), (NOT p1), true, (NOT p1)]
Incomplete random walk after 10000 steps, including 2 resets, run finished after 767 ms. (steps per millisecond=13 ) properties (out of 3) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 129 ms. (steps per millisecond=77 ) properties (out of 3) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 68 ms. (steps per millisecond=147 ) properties (out of 3) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 65 ms. (steps per millisecond=153 ) properties (out of 3) seen :0
Interrupted probabilistic random walk after 5955 steps, run timeout after 3006 ms. (steps per millisecond=1 ) properties seen :{}
Probabilistic random walk after 5955 steps, saw 5110 distinct states, run finished after 3007 ms. (steps per millisecond=1 ) properties seen :0
Running SMT prover for 3 properties.
[2023-03-16 13:24:49] [INFO ] Flow matrix only has 84690 transitions (discarded 66394 similar events)
[2023-03-16 13:24:49] [INFO ] Invariant cache hit.
[2023-03-16 13:24:49] [INFO ] [Real]Absence check using 18 positive place invariants in 13 ms returned sat
[2023-03-16 13:25:10] [INFO ] After 20751ms SMT Verify possible using state equation in real domain returned unsat :0 sat :1 real:2
[2023-03-16 13:25:11] [INFO ] State equation strengthened by 773 read => feed constraints.
java.lang.RuntimeException: SMT solver raised an error when submitting script. Raised (error "Failed to assert expression: java.io.IOException: Stream close...
at fr.lip6.move.gal.structural.smt.SMTUtils.execAndCheckResult(SMTUtils.java:251)
at fr.lip6.move.gal.structural.smt.DeadlockTester.verifyPossible(DeadlockTester.java:642)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMTIncremental(DeadlockTester.java:339)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMT(DeadlockTester.java:223)
at fr.lip6.move.gal.application.solver.ReachabilitySolver.applyReductions(ReachabilitySolver.java:95)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.addInvarianceKnowledge(LTLPropertySolver.java:701)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.applyKnowledgeBasedReductions(LTLPropertySolver.java:568)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.checkLTLProperty(LTLPropertySolver.java:261)
at fr.lip6.move.gal.application.solver.ltl.LTLLengthAwareSolver.runSLCLLTLTest(LTLLengthAwareSolver.java:100)
at fr.lip6.move.gal.application.Application.startNoEx(Application.java:764)
at fr.lip6.move.gal.application.Application.start(Application.java:178)
at fr.lip6.move.gal.itscl.application.Application.start(Application.java:45)
at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:203)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:136)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:402)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:255)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:77)
at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
at java.base/java.lang.reflect.Method.invoke(Method.java:568)
at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:659)
at org.eclipse.equinox.launcher.Main.basicRun(Main.java:596)
at org.eclipse.equinox.launcher.Main.run(Main.java:1467)
at org.eclipse.equinox.launcher.Main.main(Main.java:1440)
[2023-03-16 13:25:14] [WARNING] SMT solver failed with error :SMT solver raised an error when submitting script.... while checking expressions.
[2023-03-16 13:25:14] [INFO ] After 25028ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0
Fused 3 Parikh solutions to 1 different solutions.
Parikh walk visited 0 properties in 0 ms.
Support contains 2 out of 1428 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 1428/1428 places, 151084/151084 transitions.
Drop transitions removed 512 transitions
Reduce isomorphic transitions removed 512 transitions.
Iterating post reduction 0 with 512 rules applied. Total rules applied 512 place count 1428 transition count 150572
Applied a total of 512 rules in 1320 ms. Remains 1428 /1428 variables (removed 0) and now considering 150572/151084 (removed 512) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 1324 ms. Remains : 1428/1428 places, 150572/151084 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 638 ms. (steps per millisecond=15 ) properties (out of 3) seen :2
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 60 ms. (steps per millisecond=166 ) properties (out of 1) seen :0
Running SMT prover for 1 properties.
[2023-03-16 13:25:17] [INFO ] Flow matrix only has 84689 transitions (discarded 65883 similar events)
// Phase 1: matrix 84689 rows 1428 cols
[2023-03-16 13:25:17] [INFO ] Computed 18 place invariants in 286 ms
[2023-03-16 13:25:17] [INFO ] [Real]Absence check using 18 positive place invariants in 13 ms returned sat
[2023-03-16 13:25:38] [INFO ] After 20769ms SMT Verify possible using state equation in real domain returned unsat :0 sat :1
[2023-03-16 13:25:39] [INFO ] State equation strengthened by 773 read => feed constraints.
java.lang.RuntimeException: SMT solver raised an error when submitting script. Raised (error "Failed to assert expression: java.io.IOException: Broken pipe ...
at fr.lip6.move.gal.structural.smt.SMTUtils.execAndCheckResult(SMTUtils.java:251)
at fr.lip6.move.gal.structural.smt.DeadlockTester.verifyPossible(DeadlockTester.java:642)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMTIncremental(DeadlockTester.java:339)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMT(DeadlockTester.java:223)
at fr.lip6.move.gal.application.solver.ReachabilitySolver.applyReductions(ReachabilitySolver.java:95)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.addInvarianceKnowledge(LTLPropertySolver.java:701)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.applyKnowledgeBasedReductions(LTLPropertySolver.java:568)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.checkLTLProperty(LTLPropertySolver.java:261)
at fr.lip6.move.gal.application.solver.ltl.LTLLengthAwareSolver.runSLCLLTLTest(LTLLengthAwareSolver.java:100)
at fr.lip6.move.gal.application.Application.startNoEx(Application.java:764)
at fr.lip6.move.gal.application.Application.start(Application.java:178)
at fr.lip6.move.gal.itscl.application.Application.start(Application.java:45)
at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:203)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:136)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:402)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:255)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:77)
at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
at java.base/java.lang.reflect.Method.invoke(Method.java:568)
at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:659)
at org.eclipse.equinox.launcher.Main.basicRun(Main.java:596)
at org.eclipse.equinox.launcher.Main.run(Main.java:1467)
at org.eclipse.equinox.launcher.Main.main(Main.java:1440)
[2023-03-16 13:25:42] [WARNING] SMT solver failed with error :SMT solver raised an error when submitting script.... while checking expressions.
[2023-03-16 13:25:42] [INFO ] After 25218ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0
Parikh walk visited 0 properties in 0 ms.
Support contains 2 out of 1428 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 1428/1428 places, 150572/150572 transitions.
Applied a total of 0 rules in 1097 ms. Remains 1428 /1428 variables (removed 0) and now considering 150572/150572 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 1097 ms. Remains : 1428/1428 places, 150572/150572 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 810 ms. (steps per millisecond=12 ) properties (out of 1) seen :0
Finished Best-First random walk after 6475 steps, including 1 resets, run visited all 1 properties in 44 ms. (steps per millisecond=147 )
Knowledge obtained : [(AND (NOT p0) p1), (X (X (NOT (AND (NOT p0) (NOT p1))))), (X (X (NOT (AND p0 (NOT p1))))), (X (X (OR p0 p1)))]
False Knowledge obtained : [(F (NOT (OR p0 p1))), (F (AND p0 (NOT p1))), (F (AND (NOT p0) (NOT p1)))]
Knowledge based reduction with 4 factoid took 355 ms. Reduced automaton from 5 states, 8 edges and 2 AP (stutter sensitive) to 5 states, 8 edges and 2 AP (stutter sensitive).
Stuttering acceptance computed with spot in 159 ms :[(NOT p1), (NOT p1), (NOT p1), true, (NOT p1)]
Stuttering acceptance computed with spot in 187 ms :[(NOT p1), (NOT p1), (NOT p1), true, (NOT p1)]
Stuttering acceptance computed with spot in 169 ms :[(NOT p1), (NOT p1), (NOT p1), true, (NOT p1)]
Product exploration explored 100000 steps with 0 reset in 8313 ms.
Product exploration explored 100000 steps with 0 reset in 8389 ms.
Applying partial POR strategy [false, false, true, true, true]
Stuttering acceptance computed with spot in 176 ms :[(NOT p1), (NOT p1), (NOT p1), true, (NOT p1)]
Support contains 2 out of 1428 places. Attempting structural reductions.
Starting structural reductions in SI_LTL mode, iteration 0 : 1428/1428 places, 151084/151084 transitions.
Applied a total of 0 rules in 990 ms. Remains 1428 /1428 variables (removed 0) and now considering 151084/151084 (removed 0) transitions.
[2023-03-16 13:26:04] [INFO ] Flow matrix only has 84690 transitions (discarded 66394 similar events)
// Phase 1: matrix 84690 rows 1428 cols
[2023-03-16 13:26:04] [INFO ] Computed 18 place invariants in 290 ms
[2023-03-16 13:26:34] [INFO ] Performed 98657/151084 'is it Dead' test of which 0 returned DEAD in 30 seconds.
[2023-03-16 13:26:50] [INFO ] Dead Transitions using invariants and state equation in 46572 ms found 0 transitions.
Finished structural reductions in SI_LTL mode , in 1 iterations and 47569 ms. Remains : 1428/1428 places, 151084/151084 transitions.
Support contains 2 out of 1428 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 1428/1428 places, 151084/151084 transitions.
Applied a total of 0 rules in 579 ms. Remains 1428 /1428 variables (removed 0) and now considering 151084/151084 (removed 0) transitions.
[2023-03-16 13:26:51] [INFO ] Flow matrix only has 84690 transitions (discarded 66394 similar events)
[2023-03-16 13:26:51] [INFO ] Invariant cache hit.
[2023-03-16 13:27:00] [INFO ] Implicit Places using invariants in 8960 ms returned []
Implicit Place search using SMT only with invariants took 8963 ms to find 0 implicit places.
[2023-03-16 13:27:00] [INFO ] Flow matrix only has 84690 transitions (discarded 66394 similar events)
[2023-03-16 13:27:00] [INFO ] Invariant cache hit.
[2023-03-16 13:27:30] [INFO ] Performed 95662/151084 'is it Dead' test of which 0 returned DEAD in 30 seconds.
[2023-03-16 13:27:47] [INFO ] Dead Transitions using invariants and state equation in 47244 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 56789 ms. Remains : 1428/1428 places, 151084/151084 transitions.
Treatment of property RERS17pb114-PT-7-LTLCardinality-03 finished in 437932 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(G(F((p0||G(p1)))))'
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(F(G(p0)))'
[2023-03-16 13:27:57] [INFO ] Flatten gal took : 3408 ms
[2023-03-16 13:27:57] [INFO ] Export to MCC of 3 properties in file /home/mcc/execution/LTLCardinality.sr.xml took 1 ms.
[2023-03-16 13:27:57] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 1429 places, 151085 transitions and 604235 arcs took 335 ms.
Total runtime 2287207 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT RERS17pb114-PT-7
BK_EXAMINATION: LTLCardinality
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/375
LTLCardinality
TIME LIMIT: Killed by timeout after 3600 seconds
MemTotal: 16393232 kB
MemFree: 14773428 kB
After kill :
MemTotal: 16393232 kB
MemFree: 15901076 kB

BK_TIME_CONFINEMENT_REACHED

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination LTLCardinality -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/375/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/375/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/375/LTLCardinality.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:436
lola: rewrite Frontend/Parser/formula_rewrite.k:521
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 13 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 18 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 23 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 28 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 33 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 38 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 43 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 48 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 53 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 58 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 63 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 68 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 73 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 78 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 83 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 88 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 93 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 98 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 103 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 108 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 113 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 118 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 123 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 128 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 133 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 138 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 143 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 148 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 153 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 158 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 163 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 168 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 173 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 178 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 183 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 188 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 193 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 198 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 203 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 208 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 213 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 218 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 223 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 228 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 233 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 238 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 243 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 248 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 253 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 258 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 263 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 268 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 273 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 278 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 283 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 288 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 293 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 298 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 303 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 308 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 313 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 318 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 323 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 328 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 333 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 338 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 343 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 348 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 353 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 358 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 363 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 368 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 373 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 378 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 383 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 388 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 393 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 398 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 403 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 408 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 413 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 418 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 423 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 428 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 433 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 438 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 443 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 448 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 453 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 458 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 463 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 468 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 473 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 478 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 483 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 488 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 493 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 498 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 503 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 508 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 513 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 518 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 524 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 529 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 534 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 539 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 544 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 549 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 554 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 559 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 564 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 569 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 574 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 579 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 584 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 589 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 594 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 599 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 604 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 609 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 614 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
lola: Created skeleton in 607.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 619 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 624 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 629 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 634 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 639 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 644 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 649 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 654 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 659 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 664 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 669 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 674 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 679 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 684 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 689 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 694 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 699 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 704 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 709 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 714 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 719 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 724 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 729 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 734 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 739 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 744 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 749 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 754 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 759 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 764 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 769 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 774 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 779 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 784 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 789 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 794 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 799 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 804 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 809 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 814 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 819 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 824 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 829 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 834 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 839 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 844 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 849 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 854 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 859 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 864 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 869 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 874 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 879 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 884 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 889 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 894 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 899 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 904 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 909 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 914 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 919 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 924 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 929 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 934 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 939 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 944 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 949 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 954 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 959 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 964 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 969 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 974 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 979 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 984 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 989 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 994 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 999 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1004 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1009 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1014 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1019 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1024 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1029 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1034 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1039 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1044 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1049 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1054 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1059 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1064 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1069 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1074 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1079 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1084 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1089 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1094 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1099 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1104 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1109 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1114 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1119 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1124 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1129 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1134 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1139 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1144 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1149 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1154 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1159 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1164 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1169 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1174 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1179 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1184 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1189 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1194 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1199 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1204 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1209 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1214 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1219 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1224 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1229 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1234 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1239 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1244 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1249 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1254 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1259 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1264 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
lola: Created skeleton in 615.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1269 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1274 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1279 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1284 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1289 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1294 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1299 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1304 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb114-PT-7-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-7-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
RERS17pb114-PT-7-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1309 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 3
lola: caught signal Terminated - aborting LoLA

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb114-PT-7-LTLCardinality-03: LTL unknown AGGR
RERS17pb114-PT-7-LTLCardinality-05: LTL unknown AGGR
RERS17pb114-PT-7-LTLCardinality-12: LTL unknown AGGR


Time elapsed: 1310 secs. Pages in use: 0

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="RERS17pb114-PT-7"
export BK_EXAMINATION="LTLCardinality"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is RERS17pb114-PT-7, examination is LTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r327-tall-167889199200123"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/RERS17pb114-PT-7.tgz
mv RERS17pb114-PT-7 execution
cd execution
if [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "UpperBounds" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] || [ "LTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' LTLCardinality.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;