About the Execution of LoLa+red for RERS17pb113-PT-5
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 9529.371 | 3600000.00 | 5146022.00 | 10103.10 | F??F??FFFFFF?FFT | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2023-input.r327-tall-167889199100035.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
..................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is RERS17pb113-PT-5, examination is LTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r327-tall-167889199100035
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 15M
-rw-r--r-- 1 mcc users 7.5K Feb 26 18:17 CTLCardinality.txt
-rw-r--r-- 1 mcc users 81K Feb 26 18:17 CTLCardinality.xml
-rw-r--r-- 1 mcc users 8.2K Feb 26 18:15 CTLFireability.txt
-rw-r--r-- 1 mcc users 60K Feb 26 18:15 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:41 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.4K Jan 29 11:41 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.7K Feb 25 16:37 LTLCardinality.txt
-rw-r--r-- 1 mcc users 27K Feb 25 16:37 LTLCardinality.xml
-rw-r--r-- 1 mcc users 3.0K Feb 25 16:37 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K Feb 25 16:37 LTLFireability.xml
-rw-r--r-- 1 mcc users 11K Feb 26 18:21 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 112K Feb 26 18:21 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 14K Feb 26 18:20 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 88K Feb 26 18:20 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Feb 25 16:37 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Feb 25 16:37 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 equiv_col
-rw-r--r-- 1 mcc users 2 Mar 5 18:23 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 iscolored
-rw-r--r-- 1 mcc users 15M Mar 5 18:23 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME RERS17pb113-PT-5-LTLCardinality-00
FORMULA_NAME RERS17pb113-PT-5-LTLCardinality-01
FORMULA_NAME RERS17pb113-PT-5-LTLCardinality-02
FORMULA_NAME RERS17pb113-PT-5-LTLCardinality-03
FORMULA_NAME RERS17pb113-PT-5-LTLCardinality-04
FORMULA_NAME RERS17pb113-PT-5-LTLCardinality-05
FORMULA_NAME RERS17pb113-PT-5-LTLCardinality-06
FORMULA_NAME RERS17pb113-PT-5-LTLCardinality-07
FORMULA_NAME RERS17pb113-PT-5-LTLCardinality-08
FORMULA_NAME RERS17pb113-PT-5-LTLCardinality-09
FORMULA_NAME RERS17pb113-PT-5-LTLCardinality-10
FORMULA_NAME RERS17pb113-PT-5-LTLCardinality-11
FORMULA_NAME RERS17pb113-PT-5-LTLCardinality-12
FORMULA_NAME RERS17pb113-PT-5-LTLCardinality-13
FORMULA_NAME RERS17pb113-PT-5-LTLCardinality-14
FORMULA_NAME RERS17pb113-PT-5-LTLCardinality-15
=== Now, execution of the tool begins
BK_START 1678939125163
bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=LTLCardinality
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=RERS17pb113-PT-5
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-16 03:58:46] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, LTLCardinality, -timeout, 360, -rebuildPNML]
[2023-03-16 03:58:46] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-16 03:58:47] [INFO ] Load time of PNML (sax parser for PT used): 792 ms
[2023-03-16 03:58:47] [INFO ] Transformed 639 places.
[2023-03-16 03:58:47] [INFO ] Transformed 31353 transitions.
[2023-03-16 03:58:47] [INFO ] Parsed PT model containing 639 places and 31353 transitions and 125418 arcs in 970 ms.
Parsed 16 properties from file /home/mcc/execution/LTLCardinality.xml in 9 ms.
Working with output stream class java.io.PrintStream
Initial state reduction rules removed 3 formulas.
FORMULA RERS17pb113-PT-5-LTLCardinality-00 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA RERS17pb113-PT-5-LTLCardinality-09 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA RERS17pb113-PT-5-LTLCardinality-15 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
Support contains 48 out of 639 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 639/639 places, 31353/31353 transitions.
Ensure Unique test removed 12 places
Iterating post reduction 0 with 12 rules applied. Total rules applied 12 place count 627 transition count 31353
Applied a total of 12 rules in 218 ms. Remains 627 /639 variables (removed 12) and now considering 31353/31353 (removed 0) transitions.
[2023-03-16 03:58:48] [INFO ] Flow matrix only has 18326 transitions (discarded 13027 similar events)
// Phase 1: matrix 18326 rows 627 cols
[2023-03-16 03:58:48] [INFO ] Computed 13 place invariants in 112 ms
[2023-03-16 03:58:50] [INFO ] Implicit Places using invariants in 2379 ms returned []
Implicit Place search using SMT only with invariants took 2405 ms to find 0 implicit places.
[2023-03-16 03:58:50] [INFO ] Flow matrix only has 18326 transitions (discarded 13027 similar events)
[2023-03-16 03:58:50] [INFO ] Invariant cache hit.
[2023-03-16 03:58:59] [INFO ] Dead Transitions using invariants and state equation in 9142 ms found 0 transitions.
Starting structural reductions in LTL mode, iteration 1 : 627/639 places, 31353/31353 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 11775 ms. Remains : 627/639 places, 31353/31353 transitions.
Support contains 48 out of 627 places after structural reductions.
[2023-03-16 03:59:01] [INFO ] Flatten gal took : 1004 ms
[2023-03-16 03:59:02] [INFO ] Flatten gal took : 824 ms
[2023-03-16 03:59:03] [INFO ] Input system was already deterministic with 31353 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 887 ms. (steps per millisecond=11 ) properties (out of 30) seen :19
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 93 ms. (steps per millisecond=107 ) properties (out of 11) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 51 ms. (steps per millisecond=196 ) properties (out of 11) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 51 ms. (steps per millisecond=196 ) properties (out of 11) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 52 ms. (steps per millisecond=192 ) properties (out of 11) seen :1
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 51 ms. (steps per millisecond=196 ) properties (out of 10) seen :0
Incomplete Best-First random walk after 10000 steps, including 2 resets, run finished after 48 ms. (steps per millisecond=208 ) properties (out of 10) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 48 ms. (steps per millisecond=208 ) properties (out of 10) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 46 ms. (steps per millisecond=217 ) properties (out of 10) seen :1
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 49 ms. (steps per millisecond=204 ) properties (out of 9) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 47 ms. (steps per millisecond=212 ) properties (out of 9) seen :0
Running SMT prover for 9 properties.
[2023-03-16 03:59:05] [INFO ] Flow matrix only has 18326 transitions (discarded 13027 similar events)
[2023-03-16 03:59:05] [INFO ] Invariant cache hit.
[2023-03-16 03:59:05] [INFO ] After 235ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:9
[2023-03-16 03:59:06] [INFO ] [Nat]Absence check using 13 positive place invariants in 9 ms returned sat
[2023-03-16 03:59:26] [INFO ] After 19833ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :9
[2023-03-16 03:59:26] [INFO ] State equation strengthened by 829 read => feed constraints.
[2023-03-16 03:59:31] [INFO ] After 4610ms SMT Verify possible using 829 Read/Feed constraints in natural domain returned unsat :0 sat :8
[2023-03-16 03:59:31] [INFO ] After 4611ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :8
Attempting to minimize the solution found.
Minimization took 9 ms.
[2023-03-16 03:59:31] [INFO ] After 25043ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :8
Parikh walk visited 0 properties in 80 ms.
Support contains 12 out of 627 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 627/627 places, 31353/31353 transitions.
Applied a total of 0 rules in 361 ms. Remains 627 /627 variables (removed 0) and now considering 31353/31353 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 363 ms. Remains : 627/627 places, 31353/31353 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 554 ms. (steps per millisecond=18 ) properties (out of 9) seen :1
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 46 ms. (steps per millisecond=217 ) properties (out of 8) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 42 ms. (steps per millisecond=238 ) properties (out of 8) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 44 ms. (steps per millisecond=227 ) properties (out of 8) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 42 ms. (steps per millisecond=238 ) properties (out of 8) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 41 ms. (steps per millisecond=243 ) properties (out of 8) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 41 ms. (steps per millisecond=243 ) properties (out of 8) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 41 ms. (steps per millisecond=243 ) properties (out of 8) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 70 ms. (steps per millisecond=142 ) properties (out of 8) seen :0
Running SMT prover for 8 properties.
[2023-03-16 03:59:32] [INFO ] Flow matrix only has 18326 transitions (discarded 13027 similar events)
[2023-03-16 03:59:32] [INFO ] Invariant cache hit.
[2023-03-16 03:59:32] [INFO ] [Real]Absence check using 13 positive place invariants in 7 ms returned sat
[2023-03-16 03:59:32] [INFO ] After 225ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:8
[2023-03-16 03:59:32] [INFO ] [Nat]Absence check using 13 positive place invariants in 7 ms returned sat
[2023-03-16 03:59:54] [INFO ] After 21681ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :8
[2023-03-16 03:59:55] [INFO ] State equation strengthened by 829 read => feed constraints.
[2023-03-16 03:59:57] [INFO ] After 2762ms SMT Verify possible using 829 Read/Feed constraints in natural domain returned unsat :0 sat :7
[2023-03-16 03:59:57] [INFO ] After 2763ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :7
Attempting to minimize the solution found.
Minimization took 9 ms.
[2023-03-16 03:59:57] [INFO ] After 25040ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :7
Parikh walk visited 0 properties in 36 ms.
Support contains 10 out of 627 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 627/627 places, 31353/31353 transitions.
Reduce places removed 1 places and 1 transitions.
Iterating global reduction 0 with 1 rules applied. Total rules applied 1 place count 626 transition count 31352
Applied a total of 1 rules in 478 ms. Remains 626 /627 variables (removed 1) and now considering 31352/31353 (removed 1) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 478 ms. Remains : 626/627 places, 31352/31353 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 614 ms. (steps per millisecond=16 ) properties (out of 8) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 35 ms. (steps per millisecond=285 ) properties (out of 8) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 36 ms. (steps per millisecond=277 ) properties (out of 8) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 31 ms. (steps per millisecond=322 ) properties (out of 8) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 33 ms. (steps per millisecond=303 ) properties (out of 8) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 34 ms. (steps per millisecond=294 ) properties (out of 8) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 27 ms. (steps per millisecond=370 ) properties (out of 8) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 32 ms. (steps per millisecond=312 ) properties (out of 8) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 34 ms. (steps per millisecond=294 ) properties (out of 8) seen :0
Interrupted probabilistic random walk after 22440 steps, run timeout after 3001 ms. (steps per millisecond=7 ) properties seen :{}
Probabilistic random walk after 22440 steps, saw 20281 distinct states, run finished after 3004 ms. (steps per millisecond=7 ) properties seen :0
Running SMT prover for 8 properties.
[2023-03-16 04:00:02] [INFO ] Flow matrix only has 18325 transitions (discarded 13027 similar events)
// Phase 1: matrix 18325 rows 626 cols
[2023-03-16 04:00:02] [INFO ] Computed 13 place invariants in 86 ms
[2023-03-16 04:00:02] [INFO ] [Real]Absence check using 13 positive place invariants in 7 ms returned sat
[2023-03-16 04:00:02] [INFO ] After 200ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:8
[2023-03-16 04:00:02] [INFO ] [Nat]Absence check using 13 positive place invariants in 8 ms returned sat
[2023-03-16 04:00:22] [INFO ] After 19361ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :8
[2023-03-16 04:00:22] [INFO ] State equation strengthened by 268 read => feed constraints.
[2023-03-16 04:00:27] [INFO ] After 5356ms SMT Verify possible using 268 Read/Feed constraints in natural domain returned unsat :0 sat :7
[2023-03-16 04:00:27] [INFO ] After 5357ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :7
Attempting to minimize the solution found.
Minimization took 6 ms.
[2023-03-16 04:00:27] [INFO ] After 25041ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :7
Parikh walk visited 0 properties in 36 ms.
Support contains 10 out of 626 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 626/626 places, 31352/31352 transitions.
Applied a total of 0 rules in 214 ms. Remains 626 /626 variables (removed 0) and now considering 31352/31352 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 214 ms. Remains : 626/626 places, 31352/31352 transitions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 626/626 places, 31352/31352 transitions.
Applied a total of 0 rules in 212 ms. Remains 626 /626 variables (removed 0) and now considering 31352/31352 (removed 0) transitions.
[2023-03-16 04:00:28] [INFO ] Flow matrix only has 18325 transitions (discarded 13027 similar events)
[2023-03-16 04:00:28] [INFO ] Invariant cache hit.
[2023-03-16 04:00:30] [INFO ] Implicit Places using invariants in 1986 ms returned []
Implicit Place search using SMT only with invariants took 1986 ms to find 0 implicit places.
[2023-03-16 04:00:30] [INFO ] Flow matrix only has 18325 transitions (discarded 13027 similar events)
[2023-03-16 04:00:30] [INFO ] Invariant cache hit.
[2023-03-16 04:00:38] [INFO ] Dead Transitions using invariants and state equation in 8729 ms found 0 transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 10936 ms. Remains : 626/626 places, 31352/31352 transitions.
Ensure Unique test removed 13027 transitions
Reduce isomorphic transitions removed 13027 transitions.
Iterating post reduction 0 with 13027 rules applied. Total rules applied 13027 place count 626 transition count 18325
Applied a total of 13027 rules in 616 ms. Remains 626 /626 variables (removed 0) and now considering 18325/31352 (removed 13027) transitions.
Running SMT prover for 8 properties.
// Phase 1: matrix 18325 rows 626 cols
[2023-03-16 04:00:39] [INFO ] Computed 13 place invariants in 71 ms
[2023-03-16 04:00:39] [INFO ] [Real]Absence check using 13 positive place invariants in 7 ms returned sat
[2023-03-16 04:00:39] [INFO ] After 235ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:8
[2023-03-16 04:00:40] [INFO ] [Nat]Absence check using 13 positive place invariants in 6 ms returned sat
[2023-03-16 04:01:00] [INFO ] After 20398ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :8
[2023-03-16 04:01:06] [INFO ] After 25900ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :8
Attempting to minimize the solution found.
Minimization took 3327 ms.
[2023-03-16 04:01:09] [INFO ] After 29423ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :8
Computed a total of 1 stabilizing places and 1 stable transitions
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(F((G(p0)||(p0&&G(F(p1))))))'
Support contains 4 out of 627 places. Attempting structural reductions.
Starting structural reductions in SI_LTL mode, iteration 0 : 627/627 places, 31353/31353 transitions.
Reduce places removed 1 places and 1 transitions.
Applied a total of 0 rules in 261 ms. Remains 626 /627 variables (removed 1) and now considering 31352/31353 (removed 1) transitions.
[2023-03-16 04:01:10] [INFO ] Flow matrix only has 18325 transitions (discarded 13027 similar events)
// Phase 1: matrix 18325 rows 626 cols
[2023-03-16 04:01:10] [INFO ] Computed 13 place invariants in 83 ms
[2023-03-16 04:01:12] [INFO ] Implicit Places using invariants in 2049 ms returned []
Implicit Place search using SMT only with invariants took 2052 ms to find 0 implicit places.
[2023-03-16 04:01:12] [INFO ] Flow matrix only has 18325 transitions (discarded 13027 similar events)
[2023-03-16 04:01:12] [INFO ] Invariant cache hit.
[2023-03-16 04:01:20] [INFO ] Dead Transitions using invariants and state equation in 8477 ms found 0 transitions.
Finished structural reductions in SI_LTL mode , in 1 iterations and 10801 ms. Remains : 626/627 places, 31352/31353 transitions.
Stuttering acceptance computed with spot in 327 ms :[(NOT p0), (AND (NOT p1) (NOT p0)), (AND (NOT p1) (NOT p0)), (NOT p0)]
Running random walk in product with property : RERS17pb113-PT-5-LTLCardinality-01 automaton TGBA Formula[mat=[[{ cond=(AND (NOT p1) (NOT p0)), acceptance={} source=0 dest: 1}, { cond=true, acceptance={} source=0 dest: 2}, { cond=(NOT p0), acceptance={} source=0 dest: 3}], [{ cond=(AND (NOT p1) p0), acceptance={} source=1 dest: 1}, { cond=(AND (NOT p1) (NOT p0)), acceptance={0} source=1 dest: 1}], [{ cond=(AND (NOT p1) (NOT p0)), acceptance={} source=2 dest: 1}, { cond=true, acceptance={} source=2 dest: 2}], [{ cond=(NOT p0), acceptance={0} source=3 dest: 3}]], initial=0, aps=[p1:(GT s184 s598), p0:(GT s169 s581)], nbAcceptance=1, properties=[trans-labels, explicit-labels, trans-acc, no-univ-branch, stutter-invariant], stateDesc=[null, null, null, null][true, true, true, true]]
Product exploration explored 100000 steps with 177 reset in 3144 ms.
Product exploration explored 100000 steps with 147 reset in 3004 ms.
Computed a total of 0 stabilizing places and 0 stable transitions
Computed a total of 0 stabilizing places and 0 stable transitions
Knowledge obtained : [(AND (NOT p1) (NOT p0)), (X (NOT p0)), (X (AND (NOT p1) (NOT p0))), (X (NOT (AND (NOT p1) p0))), (X (X (NOT p0))), true, (X (X (AND (NOT p1) (NOT p0)))), (X (X (NOT (AND (NOT p1) p0))))]
False Knowledge obtained : []
Knowledge based reduction with 8 factoid took 374 ms. Reduced automaton from 4 states, 8 edges and 2 AP (stutter insensitive) to 4 states, 8 edges and 2 AP (stutter sensitive).
Stuttering acceptance computed with spot in 176 ms :[(NOT p0), (AND (NOT p0) (NOT p1)), (AND (NOT p0) (NOT p1)), (NOT p0)]
Finished random walk after 1961 steps, including 0 resets, run visited all 3 properties in 62 ms. (steps per millisecond=31 )
Knowledge obtained : [(AND (NOT p1) (NOT p0)), (X (NOT p0)), (X (AND (NOT p1) (NOT p0))), (X (NOT (AND (NOT p1) p0))), (X (X (NOT p0))), true, (X (X (AND (NOT p1) (NOT p0)))), (X (X (NOT (AND (NOT p1) p0))))]
False Knowledge obtained : [(F (AND p0 (NOT p1))), (F p0), (F (NOT (AND (NOT p0) (NOT p1))))]
Knowledge based reduction with 8 factoid took 565 ms. Reduced automaton from 4 states, 8 edges and 2 AP (stutter sensitive) to 4 states, 8 edges and 2 AP (stutter sensitive).
Stuttering acceptance computed with spot in 175 ms :[(NOT p0), (AND (NOT p0) (NOT p1)), (AND (NOT p0) (NOT p1)), (NOT p0)]
Stuttering acceptance computed with spot in 169 ms :[(NOT p0), (AND (NOT p0) (NOT p1)), (AND (NOT p0) (NOT p1)), (NOT p0)]
[2023-03-16 04:01:29] [INFO ] Flow matrix only has 18325 transitions (discarded 13027 similar events)
[2023-03-16 04:01:29] [INFO ] Invariant cache hit.
Could not prove EG (NOT p0)
Support contains 4 out of 626 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 626/626 places, 31352/31352 transitions.
Applied a total of 0 rules in 82 ms. Remains 626 /626 variables (removed 0) and now considering 31352/31352 (removed 0) transitions.
[2023-03-16 04:01:44] [INFO ] Flow matrix only has 18325 transitions (discarded 13027 similar events)
[2023-03-16 04:01:44] [INFO ] Invariant cache hit.
[2023-03-16 04:01:46] [INFO ] Implicit Places using invariants in 1939 ms returned []
Implicit Place search using SMT only with invariants took 1943 ms to find 0 implicit places.
[2023-03-16 04:01:46] [INFO ] Flow matrix only has 18325 transitions (discarded 13027 similar events)
[2023-03-16 04:01:46] [INFO ] Invariant cache hit.
[2023-03-16 04:01:55] [INFO ] Dead Transitions using invariants and state equation in 9025 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 11054 ms. Remains : 626/626 places, 31352/31352 transitions.
Computed a total of 0 stabilizing places and 0 stable transitions
Computed a total of 0 stabilizing places and 0 stable transitions
Knowledge obtained : [(AND (NOT p0) (NOT p1)), (X (NOT p0)), (X (NOT (AND p0 (NOT p1)))), (X (AND (NOT p0) (NOT p1))), (X (X (NOT p0))), true, (X (X (NOT (AND p0 (NOT p1))))), (X (X (AND (NOT p0) (NOT p1))))]
False Knowledge obtained : []
Knowledge based reduction with 8 factoid took 354 ms. Reduced automaton from 4 states, 8 edges and 2 AP (stutter sensitive) to 4 states, 8 edges and 2 AP (stutter sensitive).
Stuttering acceptance computed with spot in 165 ms :[(NOT p0), (AND (NOT p0) (NOT p1)), (AND (NOT p0) (NOT p1)), (NOT p0)]
Finished random walk after 5371 steps, including 1 resets, run visited all 3 properties in 221 ms. (steps per millisecond=24 )
Knowledge obtained : [(AND (NOT p0) (NOT p1)), (X (NOT p0)), (X (NOT (AND p0 (NOT p1)))), (X (AND (NOT p0) (NOT p1))), (X (X (NOT p0))), true, (X (X (NOT (AND p0 (NOT p1))))), (X (X (AND (NOT p0) (NOT p1))))]
False Knowledge obtained : [(F (AND p0 (NOT p1))), (F p0), (F (NOT (AND (NOT p0) (NOT p1))))]
Knowledge based reduction with 8 factoid took 407 ms. Reduced automaton from 4 states, 8 edges and 2 AP (stutter sensitive) to 4 states, 8 edges and 2 AP (stutter sensitive).
Stuttering acceptance computed with spot in 214 ms :[(NOT p0), (AND (NOT p0) (NOT p1)), (AND (NOT p0) (NOT p1)), (NOT p0)]
Stuttering acceptance computed with spot in 188 ms :[(NOT p0), (AND (NOT p0) (NOT p1)), (AND (NOT p0) (NOT p1)), (NOT p0)]
[2023-03-16 04:01:57] [INFO ] Flow matrix only has 18325 transitions (discarded 13027 similar events)
[2023-03-16 04:01:57] [INFO ] Invariant cache hit.
Could not prove EG (NOT p0)
Stuttering acceptance computed with spot in 171 ms :[(NOT p0), (AND (NOT p0) (NOT p1)), (AND (NOT p0) (NOT p1)), (NOT p0)]
Product exploration explored 100000 steps with 162 reset in 3131 ms.
Product exploration explored 100000 steps with 150 reset in 3233 ms.
Applying partial POR strategy [false, true, true, true]
Stuttering acceptance computed with spot in 169 ms :[(NOT p0), (AND (NOT p0) (NOT p1)), (AND (NOT p0) (NOT p1)), (NOT p0)]
Support contains 4 out of 626 places. Attempting structural reductions.
Starting structural reductions in SI_LTL mode, iteration 0 : 626/626 places, 31352/31352 transitions.
Applied a total of 0 rules in 242 ms. Remains 626 /626 variables (removed 0) and now considering 31352/31352 (removed 0) transitions.
[2023-03-16 04:02:19] [INFO ] Flow matrix only has 18325 transitions (discarded 13027 similar events)
[2023-03-16 04:02:19] [INFO ] Invariant cache hit.
[2023-03-16 04:02:28] [INFO ] Dead Transitions using invariants and state equation in 9217 ms found 0 transitions.
Finished structural reductions in SI_LTL mode , in 1 iterations and 9465 ms. Remains : 626/626 places, 31352/31352 transitions.
Support contains 4 out of 626 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 626/626 places, 31352/31352 transitions.
Applied a total of 0 rules in 91 ms. Remains 626 /626 variables (removed 0) and now considering 31352/31352 (removed 0) transitions.
[2023-03-16 04:02:28] [INFO ] Flow matrix only has 18325 transitions (discarded 13027 similar events)
[2023-03-16 04:02:28] [INFO ] Invariant cache hit.
[2023-03-16 04:02:30] [INFO ] Implicit Places using invariants in 1957 ms returned []
Implicit Place search using SMT only with invariants took 1961 ms to find 0 implicit places.
[2023-03-16 04:02:30] [INFO ] Flow matrix only has 18325 transitions (discarded 13027 similar events)
[2023-03-16 04:02:30] [INFO ] Invariant cache hit.
[2023-03-16 04:02:39] [INFO ] Dead Transitions using invariants and state equation in 9134 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 11191 ms. Remains : 626/626 places, 31352/31352 transitions.
Treatment of property RERS17pb113-PT-5-LTLCardinality-01 finished in 91509 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(X((X(X(G(p0))) U G(F((!X(p0) U p1))))))'
Support contains 2 out of 627 places. Attempting structural reductions.
Property had overlarge support with respect to TGBA, discarding it for now.
Starting structural reductions in SI_LTL mode, iteration 0 : 627/627 places, 31353/31353 transitions.
Applied a total of 0 rules in 170 ms. Remains 627 /627 variables (removed 0) and now considering 31353/31353 (removed 0) transitions.
[2023-03-16 04:02:41] [INFO ] Flow matrix only has 18326 transitions (discarded 13027 similar events)
// Phase 1: matrix 18326 rows 627 cols
[2023-03-16 04:02:41] [INFO ] Computed 13 place invariants in 54 ms
[2023-03-16 04:02:43] [INFO ] Implicit Places using invariants in 1857 ms returned []
Implicit Place search using SMT only with invariants took 1872 ms to find 0 implicit places.
[2023-03-16 04:02:43] [INFO ] Flow matrix only has 18326 transitions (discarded 13027 similar events)
[2023-03-16 04:02:43] [INFO ] Invariant cache hit.
[2023-03-16 04:02:52] [INFO ] Dead Transitions using invariants and state equation in 9012 ms found 0 transitions.
Finished structural reductions in SI_LTL mode , in 1 iterations and 11067 ms. Remains : 627/627 places, 31353/31353 transitions.
Stuttering acceptance computed with spot in 95 ms :[(NOT p1), (NOT p1)]
Running random walk in product with property : RERS17pb113-PT-5-LTLCardinality-02 automaton TGBA Formula[mat=[[{ cond=true, acceptance={} source=0 dest: 0}, { cond=(NOT p1), acceptance={} source=0 dest: 1}], [{ cond=(NOT p1), acceptance={0} source=1 dest: 1}]], initial=0, aps=[p1:(LEQ s524 s167)], nbAcceptance=1, properties=[trans-labels, explicit-labels, trans-acc, no-univ-branch, stutter-invariant, very-weak, weak, inherently-weak], stateDesc=[null, null][true, true]]
Product exploration explored 100000 steps with 24 reset in 4208 ms.
Product exploration explored 100000 steps with 34 reset in 4161 ms.
Computed a total of 1 stabilizing places and 1 stable transitions
Computed a total of 1 stabilizing places and 1 stable transitions
Knowledge obtained : [p1, (X p1), (X (X p1))]
False Knowledge obtained : []
Knowledge based reduction with 3 factoid took 144 ms. Reduced automaton from 2 states, 3 edges and 1 AP (stutter insensitive) to 2 states, 3 edges and 1 AP (stutter insensitive).
Stuttering acceptance computed with spot in 71 ms :[(NOT p1), (NOT p1)]
Finished random walk after 1244 steps, including 0 resets, run visited all 1 properties in 42 ms. (steps per millisecond=29 )
Knowledge obtained : [p1, (X p1), (X (X p1))]
False Knowledge obtained : [(F (NOT p1))]
Knowledge based reduction with 3 factoid took 172 ms. Reduced automaton from 2 states, 3 edges and 1 AP (stutter insensitive) to 2 states, 3 edges and 1 AP (stutter insensitive).
Stuttering acceptance computed with spot in 73 ms :[(NOT p1), (NOT p1)]
Stuttering acceptance computed with spot in 85 ms :[(NOT p1), (NOT p1)]
Support contains 2 out of 627 places. Attempting structural reductions.
Property had overlarge support with respect to TGBA, discarding it for now.
Starting structural reductions in SI_LTL mode, iteration 0 : 627/627 places, 31353/31353 transitions.
Applied a total of 0 rules in 178 ms. Remains 627 /627 variables (removed 0) and now considering 31353/31353 (removed 0) transitions.
[2023-03-16 04:03:02] [INFO ] Flow matrix only has 18326 transitions (discarded 13027 similar events)
[2023-03-16 04:03:02] [INFO ] Invariant cache hit.
[2023-03-16 04:03:03] [INFO ] Implicit Places using invariants in 1969 ms returned []
Implicit Place search using SMT only with invariants took 1987 ms to find 0 implicit places.
[2023-03-16 04:03:03] [INFO ] Flow matrix only has 18326 transitions (discarded 13027 similar events)
[2023-03-16 04:03:03] [INFO ] Invariant cache hit.
[2023-03-16 04:03:12] [INFO ] Dead Transitions using invariants and state equation in 8696 ms found 0 transitions.
Finished structural reductions in SI_LTL mode , in 1 iterations and 10870 ms. Remains : 627/627 places, 31353/31353 transitions.
Computed a total of 1 stabilizing places and 1 stable transitions
Computed a total of 1 stabilizing places and 1 stable transitions
Knowledge obtained : [p1, (X p1), (X (X p1))]
False Knowledge obtained : []
Knowledge based reduction with 3 factoid took 135 ms. Reduced automaton from 2 states, 3 edges and 1 AP (stutter insensitive) to 2 states, 3 edges and 1 AP (stutter insensitive).
Stuttering acceptance computed with spot in 75 ms :[(NOT p1), (NOT p1)]
Finished random walk after 667 steps, including 0 resets, run visited all 1 properties in 26 ms. (steps per millisecond=25 )
Knowledge obtained : [p1, (X p1), (X (X p1))]
False Knowledge obtained : [(F (NOT p1))]
Knowledge based reduction with 3 factoid took 166 ms. Reduced automaton from 2 states, 3 edges and 1 AP (stutter insensitive) to 2 states, 3 edges and 1 AP (stutter insensitive).
Stuttering acceptance computed with spot in 91 ms :[(NOT p1), (NOT p1)]
Stuttering acceptance computed with spot in 80 ms :[(NOT p1), (NOT p1)]
Stuttering acceptance computed with spot in 67 ms :[(NOT p1), (NOT p1)]
Product exploration explored 100000 steps with 23 reset in 3203 ms.
Product exploration explored 100000 steps with 29 reset in 3235 ms.
Support contains 2 out of 627 places. Attempting structural reductions.
Starting structural reductions in SI_LTL mode, iteration 0 : 627/627 places, 31353/31353 transitions.
Reduce places removed 1 places and 1 transitions.
Applied a total of 0 rules in 165 ms. Remains 626 /627 variables (removed 1) and now considering 31352/31353 (removed 1) transitions.
[2023-03-16 04:03:20] [INFO ] Flow matrix only has 18325 transitions (discarded 13027 similar events)
// Phase 1: matrix 18325 rows 626 cols
[2023-03-16 04:03:20] [INFO ] Computed 13 place invariants in 44 ms
[2023-03-16 04:03:22] [INFO ] Implicit Places using invariants in 2134 ms returned []
Implicit Place search using SMT only with invariants took 2134 ms to find 0 implicit places.
[2023-03-16 04:03:22] [INFO ] Flow matrix only has 18325 transitions (discarded 13027 similar events)
[2023-03-16 04:03:22] [INFO ] Invariant cache hit.
[2023-03-16 04:03:30] [INFO ] Dead Transitions using invariants and state equation in 8416 ms found 0 transitions.
Finished structural reductions in SI_LTL mode , in 1 iterations and 10734 ms. Remains : 626/627 places, 31352/31353 transitions.
Treatment of property RERS17pb113-PT-5-LTLCardinality-02 finished in 50578 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(X(G((F((p0&&F(p1))) U p1))))'
Support contains 2 out of 627 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 627/627 places, 31353/31353 transitions.
Applied a total of 0 rules in 73 ms. Remains 627 /627 variables (removed 0) and now considering 31353/31353 (removed 0) transitions.
[2023-03-16 04:03:32] [INFO ] Flow matrix only has 18326 transitions (discarded 13027 similar events)
// Phase 1: matrix 18326 rows 627 cols
[2023-03-16 04:03:32] [INFO ] Computed 13 place invariants in 184 ms
[2023-03-16 04:03:34] [INFO ] Implicit Places using invariants in 2045 ms returned []
Implicit Place search using SMT only with invariants took 2046 ms to find 0 implicit places.
[2023-03-16 04:03:34] [INFO ] Flow matrix only has 18326 transitions (discarded 13027 similar events)
[2023-03-16 04:03:34] [INFO ] Invariant cache hit.
[2023-03-16 04:03:42] [INFO ] Dead Transitions using invariants and state equation in 8878 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 11000 ms. Remains : 627/627 places, 31353/31353 transitions.
Stuttering acceptance computed with spot in 265 ms :[(NOT p1), (NOT p1), (OR (NOT p0) (NOT p1)), (NOT p1), (NOT p1)]
Running random walk in product with property : RERS17pb113-PT-5-LTLCardinality-03 automaton TGBA Formula[mat=[[{ cond=true, acceptance={} source=0 dest: 1}], [{ cond=true, acceptance={} source=1 dest: 1}, { cond=(AND (NOT p1) (NOT p0)), acceptance={} source=1 dest: 2}, { cond=(NOT p1), acceptance={} source=1 dest: 3}], [{ cond=(NOT p0), acceptance={0} source=2 dest: 2}, { cond=(AND (NOT p1) p0), acceptance={0} source=2 dest: 4}], [{ cond=(AND (NOT p1) (NOT p0)), acceptance={0} source=3 dest: 2}, { cond=(NOT p1), acceptance={0} source=3 dest: 3}], [{ cond=(NOT p1), acceptance={0} source=4 dest: 4}]], initial=0, aps=[p1:(LEQ 2 s530), p0:(LEQ 3 s589)], nbAcceptance=1, properties=[trans-labels, explicit-labels, trans-acc, no-univ-branch, stutter-sensitive, very-weak, weak, inherently-weak], stateDesc=[null, null, null, null, null][false, false, false, false, false]]
Product exploration explored 100000 steps with 0 reset in 3178 ms.
Product exploration explored 100000 steps with 0 reset in 3429 ms.
Computed a total of 1 stabilizing places and 1 stable transitions
Computed a total of 1 stabilizing places and 1 stable transitions
Knowledge obtained : [(AND (NOT p1) (NOT p0)), (X (AND (NOT p1) (NOT p0))), (X (NOT p1)), (X (X (NOT p0))), true, (X (X (AND (NOT p1) (NOT p0)))), (X (X (NOT (AND (NOT p1) p0)))), (X (X (NOT p1)))]
False Knowledge obtained : []
Knowledge sufficient to adopt a stutter insensitive property.
Knowledge based reduction with 8 factoid took 428 ms. Reduced automaton from 5 states, 9 edges and 2 AP (stutter sensitive) to 5 states, 11 edges and 2 AP (stutter sensitive).
Stuttering acceptance computed with spot in 230 ms :[(OR (NOT p0) (NOT p1)), (NOT p1), (OR (NOT p0) (NOT p1)), (NOT p1), (NOT p1)]
Incomplete random walk after 10000 steps, including 2 resets, run finished after 411 ms. (steps per millisecond=24 ) properties (out of 4) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 68 ms. (steps per millisecond=147 ) properties (out of 4) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 32 ms. (steps per millisecond=312 ) properties (out of 4) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 36 ms. (steps per millisecond=277 ) properties (out of 4) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 36 ms. (steps per millisecond=277 ) properties (out of 4) seen :0
Interrupted probabilistic random walk after 24780 steps, run timeout after 3001 ms. (steps per millisecond=8 ) properties seen :{}
Probabilistic random walk after 24780 steps, saw 22357 distinct states, run finished after 3001 ms. (steps per millisecond=8 ) properties seen :0
Running SMT prover for 4 properties.
[2023-03-16 04:03:54] [INFO ] Flow matrix only has 18326 transitions (discarded 13027 similar events)
[2023-03-16 04:03:54] [INFO ] Invariant cache hit.
[2023-03-16 04:03:54] [INFO ] [Real]Absence check using 13 positive place invariants in 7 ms returned sat
[2023-03-16 04:04:11] [INFO ] After 17146ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:4
[2023-03-16 04:04:11] [INFO ] [Nat]Absence check using 13 positive place invariants in 7 ms returned sat
[2023-03-16 04:04:28] [INFO ] After 16906ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :4
[2023-03-16 04:04:28] [INFO ] State equation strengthened by 829 read => feed constraints.
java.lang.RuntimeException: SMT solver raised an error when submitting script. Raised (error "Failed to assert expression: java.io.IOException: Broken pipe ...
at fr.lip6.move.gal.structural.smt.SMTUtils.execAndCheckResult(SMTUtils.java:251)
at fr.lip6.move.gal.structural.smt.DeadlockTester.checkResults(DeadlockTester.java:797)
at fr.lip6.move.gal.structural.smt.DeadlockTester.verifyPossible(DeadlockTester.java:644)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMTIncremental(DeadlockTester.java:350)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMT(DeadlockTester.java:223)
at fr.lip6.move.gal.application.solver.ReachabilitySolver.applyReductions(ReachabilitySolver.java:95)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.addInvarianceKnowledge(LTLPropertySolver.java:701)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.applyKnowledgeBasedReductions(LTLPropertySolver.java:568)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.checkLTLProperty(LTLPropertySolver.java:251)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.runStutteringLTLTest(LTLPropertySolver.java:225)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.runStructuralLTLCheck(LTLPropertySolver.java:76)
at fr.lip6.move.gal.application.Application.startNoEx(Application.java:762)
at fr.lip6.move.gal.application.Application.start(Application.java:178)
at fr.lip6.move.gal.itscl.application.Application.start(Application.java:45)
at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:203)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:136)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:402)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:255)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:77)
at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
at java.base/java.lang.reflect.Method.invoke(Method.java:568)
at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:659)
at org.eclipse.equinox.launcher.Main.basicRun(Main.java:596)
at org.eclipse.equinox.launcher.Main.run(Main.java:1467)
at org.eclipse.equinox.launcher.Main.main(Main.java:1440)
[2023-03-16 04:04:36] [WARNING] SMT solver failed with error :SMT solver raised an error when submitting script.... while checking expressions.
[2023-03-16 04:04:36] [INFO ] After 25039ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :0 real:4
Parikh walk visited 0 properties in 17 ms.
Support contains 2 out of 627 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 627/627 places, 31353/31353 transitions.
Reduce places removed 1 places and 1 transitions.
Iterating global reduction 0 with 1 rules applied. Total rules applied 1 place count 626 transition count 31352
Applied a total of 1 rules in 400 ms. Remains 626 /627 variables (removed 1) and now considering 31352/31353 (removed 1) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 401 ms. Remains : 626/627 places, 31352/31353 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 629 ms. (steps per millisecond=15 ) properties (out of 4) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 47 ms. (steps per millisecond=212 ) properties (out of 4) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 40 ms. (steps per millisecond=250 ) properties (out of 4) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 42 ms. (steps per millisecond=238 ) properties (out of 4) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 43 ms. (steps per millisecond=232 ) properties (out of 4) seen :0
Interrupted probabilistic random walk after 24287 steps, run timeout after 3002 ms. (steps per millisecond=8 ) properties seen :{}
Probabilistic random walk after 24287 steps, saw 21935 distinct states, run finished after 3002 ms. (steps per millisecond=8 ) properties seen :0
Running SMT prover for 4 properties.
[2023-03-16 04:04:40] [INFO ] Flow matrix only has 18325 transitions (discarded 13027 similar events)
// Phase 1: matrix 18325 rows 626 cols
[2023-03-16 04:04:40] [INFO ] Computed 13 place invariants in 60 ms
[2023-03-16 04:04:41] [INFO ] [Real]Absence check using 13 positive place invariants in 8 ms returned sat
[2023-03-16 04:05:01] [INFO ] After 20526ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:4
[2023-03-16 04:05:01] [INFO ] [Nat]Absence check using 13 positive place invariants in 8 ms returned sat
[2023-03-16 04:05:24] [INFO ] After 22734ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :4
[2023-03-16 04:05:24] [INFO ] State equation strengthened by 268 read => feed constraints.
[2023-03-16 04:05:26] [INFO ] After 2041ms SMT Verify possible using 268 Read/Feed constraints in natural domain returned unsat :0 sat :3
[2023-03-16 04:05:26] [INFO ] After 2042ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :3
Attempting to minimize the solution found.
Minimization took 3 ms.
[2023-03-16 04:05:26] [INFO ] After 25029ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :3
Parikh walk visited 0 properties in 19 ms.
Support contains 2 out of 626 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 626/626 places, 31352/31352 transitions.
Applied a total of 0 rules in 166 ms. Remains 626 /626 variables (removed 0) and now considering 31352/31352 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 166 ms. Remains : 626/626 places, 31352/31352 transitions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 626/626 places, 31352/31352 transitions.
Applied a total of 0 rules in 160 ms. Remains 626 /626 variables (removed 0) and now considering 31352/31352 (removed 0) transitions.
[2023-03-16 04:05:26] [INFO ] Flow matrix only has 18325 transitions (discarded 13027 similar events)
[2023-03-16 04:05:26] [INFO ] Invariant cache hit.
[2023-03-16 04:05:28] [INFO ] Implicit Places using invariants in 1802 ms returned []
Implicit Place search using SMT only with invariants took 1817 ms to find 0 implicit places.
[2023-03-16 04:05:28] [INFO ] Flow matrix only has 18325 transitions (discarded 13027 similar events)
[2023-03-16 04:05:28] [INFO ] Invariant cache hit.
[2023-03-16 04:05:37] [INFO ] Dead Transitions using invariants and state equation in 9200 ms found 0 transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 11192 ms. Remains : 626/626 places, 31352/31352 transitions.
Knowledge obtained : [(AND (NOT p1) (NOT p0)), (X (AND (NOT p1) (NOT p0))), (X (NOT p1)), (X (X (NOT p0))), true, (X (X (AND (NOT p1) (NOT p0)))), (X (X (NOT (AND (NOT p1) p0)))), (X (X (NOT p1)))]
False Knowledge obtained : []
Knowledge based reduction with 8 factoid took 350 ms. Reduced automaton from 5 states, 11 edges and 2 AP (stutter sensitive) to 5 states, 11 edges and 2 AP (stutter sensitive).
Stuttering acceptance computed with spot in 197 ms :[(OR (NOT p0) (NOT p1)), (NOT p1), (OR (NOT p0) (NOT p1)), (NOT p1), (NOT p1)]
Stuttering acceptance computed with spot in 194 ms :[(OR (NOT p0) (NOT p1)), (NOT p1), (OR (NOT p0) (NOT p1)), (NOT p1), (NOT p1)]
[2023-03-16 04:05:38] [INFO ] Flow matrix only has 18326 transitions (discarded 13027 similar events)
// Phase 1: matrix 18326 rows 627 cols
[2023-03-16 04:05:38] [INFO ] Computed 13 place invariants in 43 ms
Could not prove EG (NOT p0)
[2023-03-16 04:05:53] [INFO ] Flow matrix only has 18326 transitions (discarded 13027 similar events)
[2023-03-16 04:05:53] [INFO ] Invariant cache hit.
Could not prove EG (NOT p1)
Support contains 2 out of 627 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 627/627 places, 31353/31353 transitions.
Applied a total of 0 rules in 81 ms. Remains 627 /627 variables (removed 0) and now considering 31353/31353 (removed 0) transitions.
[2023-03-16 04:06:08] [INFO ] Flow matrix only has 18326 transitions (discarded 13027 similar events)
[2023-03-16 04:06:08] [INFO ] Invariant cache hit.
[2023-03-16 04:06:10] [INFO ] Implicit Places using invariants in 2015 ms returned []
Implicit Place search using SMT only with invariants took 2016 ms to find 0 implicit places.
[2023-03-16 04:06:11] [INFO ] Flow matrix only has 18326 transitions (discarded 13027 similar events)
[2023-03-16 04:06:11] [INFO ] Invariant cache hit.
[2023-03-16 04:06:19] [INFO ] Dead Transitions using invariants and state equation in 8760 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 10858 ms. Remains : 627/627 places, 31353/31353 transitions.
Computed a total of 1 stabilizing places and 1 stable transitions
Computed a total of 1 stabilizing places and 1 stable transitions
Knowledge obtained : [(AND (NOT p0) (NOT p1)), (X (NOT p0)), (X (NOT p1)), (X (NOT (AND p0 (NOT p1)))), (X (AND (NOT p0) (NOT p1))), (X (X (NOT p0))), true, (X (X (NOT p1))), (X (X (NOT (AND p0 (NOT p1))))), (X (X (AND (NOT p0) (NOT p1))))]
False Knowledge obtained : []
Knowledge based reduction with 10 factoid took 494 ms. Reduced automaton from 5 states, 11 edges and 2 AP (stutter sensitive) to 5 states, 11 edges and 2 AP (stutter sensitive).
Stuttering acceptance computed with spot in 209 ms :[(OR (NOT p0) (NOT p1)), (NOT p1), (OR (NOT p0) (NOT p1)), (NOT p1), (NOT p1)]
Incomplete random walk after 10000 steps, including 2 resets, run finished after 606 ms. (steps per millisecond=16 ) properties (out of 4) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 46 ms. (steps per millisecond=217 ) properties (out of 4) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 47 ms. (steps per millisecond=212 ) properties (out of 4) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 44 ms. (steps per millisecond=227 ) properties (out of 4) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 46 ms. (steps per millisecond=217 ) properties (out of 4) seen :0
Interrupted probabilistic random walk after 25322 steps, run timeout after 3001 ms. (steps per millisecond=8 ) properties seen :{}
Probabilistic random walk after 25322 steps, saw 22845 distinct states, run finished after 3001 ms. (steps per millisecond=8 ) properties seen :0
Running SMT prover for 4 properties.
[2023-03-16 04:06:24] [INFO ] Flow matrix only has 18326 transitions (discarded 13027 similar events)
[2023-03-16 04:06:24] [INFO ] Invariant cache hit.
[2023-03-16 04:06:24] [INFO ] [Real]Absence check using 13 positive place invariants in 8 ms returned sat
[2023-03-16 04:06:44] [INFO ] After 20220ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:4
[2023-03-16 04:06:44] [INFO ] [Nat]Absence check using 13 positive place invariants in 7 ms returned sat
[2023-03-16 04:07:00] [INFO ] After 15277ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :4
[2023-03-16 04:07:00] [INFO ] State equation strengthened by 829 read => feed constraints.
[2023-03-16 04:07:09] [INFO ] After 9486ms SMT Verify possible using 829 Read/Feed constraints in natural domain returned unsat :0 sat :3
[2023-03-16 04:07:09] [INFO ] After 9487ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :3
Attempting to minimize the solution found.
Minimization took 11 ms.
[2023-03-16 04:07:09] [INFO ] After 25041ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :3
Parikh walk visited 0 properties in 15 ms.
Support contains 2 out of 627 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 627/627 places, 31353/31353 transitions.
Reduce places removed 1 places and 1 transitions.
Iterating global reduction 0 with 1 rules applied. Total rules applied 1 place count 626 transition count 31352
Applied a total of 1 rules in 349 ms. Remains 626 /627 variables (removed 1) and now considering 31352/31353 (removed 1) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 350 ms. Remains : 626/627 places, 31352/31353 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 446 ms. (steps per millisecond=22 ) properties (out of 4) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 33 ms. (steps per millisecond=303 ) properties (out of 4) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 32 ms. (steps per millisecond=312 ) properties (out of 4) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 34 ms. (steps per millisecond=294 ) properties (out of 4) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 33 ms. (steps per millisecond=303 ) properties (out of 4) seen :0
Interrupted probabilistic random walk after 24622 steps, run timeout after 3001 ms. (steps per millisecond=8 ) properties seen :{}
Probabilistic random walk after 24622 steps, saw 22232 distinct states, run finished after 3002 ms. (steps per millisecond=8 ) properties seen :0
Running SMT prover for 4 properties.
[2023-03-16 04:07:13] [INFO ] Flow matrix only has 18325 transitions (discarded 13027 similar events)
// Phase 1: matrix 18325 rows 626 cols
[2023-03-16 04:07:13] [INFO ] Computed 13 place invariants in 52 ms
[2023-03-16 04:07:13] [INFO ] [Real]Absence check using 13 positive place invariants in 7 ms returned sat
[2023-03-16 04:07:35] [INFO ] After 22126ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:4
[2023-03-16 04:07:36] [INFO ] [Nat]Absence check using 13 positive place invariants in 6 ms returned sat
[2023-03-16 04:07:58] [INFO ] After 22053ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :4
[2023-03-16 04:07:58] [INFO ] State equation strengthened by 268 read => feed constraints.
[2023-03-16 04:08:01] [INFO ] After 2739ms SMT Verify possible using 268 Read/Feed constraints in natural domain returned unsat :0 sat :3
[2023-03-16 04:08:01] [INFO ] After 2744ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :3
Attempting to minimize the solution found.
Minimization took 2 ms.
[2023-03-16 04:08:01] [INFO ] After 25046ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :3
Parikh walk visited 0 properties in 18 ms.
Support contains 2 out of 626 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 626/626 places, 31352/31352 transitions.
Applied a total of 0 rules in 169 ms. Remains 626 /626 variables (removed 0) and now considering 31352/31352 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 169 ms. Remains : 626/626 places, 31352/31352 transitions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 626/626 places, 31352/31352 transitions.
Applied a total of 0 rules in 170 ms. Remains 626 /626 variables (removed 0) and now considering 31352/31352 (removed 0) transitions.
[2023-03-16 04:08:01] [INFO ] Flow matrix only has 18325 transitions (discarded 13027 similar events)
[2023-03-16 04:08:01] [INFO ] Invariant cache hit.
[2023-03-16 04:08:03] [INFO ] Implicit Places using invariants in 1890 ms returned []
Implicit Place search using SMT only with invariants took 1891 ms to find 0 implicit places.
[2023-03-16 04:08:03] [INFO ] Flow matrix only has 18325 transitions (discarded 13027 similar events)
[2023-03-16 04:08:03] [INFO ] Invariant cache hit.
[2023-03-16 04:08:11] [INFO ] Dead Transitions using invariants and state equation in 8635 ms found 0 transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 10701 ms. Remains : 626/626 places, 31352/31352 transitions.
Knowledge obtained : [(AND (NOT p0) (NOT p1)), (X (NOT p0)), (X (NOT p1)), (X (NOT (AND p0 (NOT p1)))), (X (AND (NOT p0) (NOT p1))), (X (X (NOT p0))), true, (X (X (NOT p1))), (X (X (NOT (AND p0 (NOT p1))))), (X (X (AND (NOT p0) (NOT p1))))]
False Knowledge obtained : []
Knowledge based reduction with 10 factoid took 402 ms. Reduced automaton from 5 states, 11 edges and 2 AP (stutter sensitive) to 5 states, 11 edges and 2 AP (stutter sensitive).
Stuttering acceptance computed with spot in 214 ms :[(OR (NOT p0) (NOT p1)), (NOT p1), (OR (NOT p0) (NOT p1)), (NOT p1), (NOT p1)]
Stuttering acceptance computed with spot in 202 ms :[(OR (NOT p0) (NOT p1)), (NOT p1), (OR (NOT p0) (NOT p1)), (NOT p1), (NOT p1)]
[2023-03-16 04:08:12] [INFO ] Flow matrix only has 18326 transitions (discarded 13027 similar events)
// Phase 1: matrix 18326 rows 627 cols
[2023-03-16 04:08:12] [INFO ] Computed 13 place invariants in 52 ms
Could not prove EG (NOT p0)
[2023-03-16 04:08:27] [INFO ] Flow matrix only has 18326 transitions (discarded 13027 similar events)
[2023-03-16 04:08:28] [INFO ] Invariant cache hit.
Could not prove EG (NOT p1)
Stuttering acceptance computed with spot in 205 ms :[(OR (NOT p0) (NOT p1)), (NOT p1), (OR (NOT p0) (NOT p1)), (NOT p1), (NOT p1)]
Product exploration explored 100000 steps with 0 reset in 3152 ms.
Product exploration explored 100000 steps with 0 reset in 3394 ms.
Applying partial POR strategy [false, true, true, true, true]
Stuttering acceptance computed with spot in 209 ms :[(OR (NOT p0) (NOT p1)), (NOT p1), (OR (NOT p0) (NOT p1)), (NOT p1), (NOT p1)]
Support contains 2 out of 627 places. Attempting structural reductions.
Starting structural reductions in SI_LTL mode, iteration 0 : 627/627 places, 31353/31353 transitions.
Applied a total of 0 rules in 172 ms. Remains 627 /627 variables (removed 0) and now considering 31353/31353 (removed 0) transitions.
[2023-03-16 04:08:50] [INFO ] Flow matrix only has 18326 transitions (discarded 13027 similar events)
[2023-03-16 04:08:50] [INFO ] Invariant cache hit.
[2023-03-16 04:08:58] [INFO ] Dead Transitions using invariants and state equation in 8362 ms found 0 transitions.
Finished structural reductions in SI_LTL mode , in 1 iterations and 8538 ms. Remains : 627/627 places, 31353/31353 transitions.
Support contains 2 out of 627 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 627/627 places, 31353/31353 transitions.
Applied a total of 0 rules in 71 ms. Remains 627 /627 variables (removed 0) and now considering 31353/31353 (removed 0) transitions.
[2023-03-16 04:08:58] [INFO ] Flow matrix only has 18326 transitions (discarded 13027 similar events)
[2023-03-16 04:08:58] [INFO ] Invariant cache hit.
[2023-03-16 04:09:00] [INFO ] Implicit Places using invariants in 1952 ms returned []
Implicit Place search using SMT only with invariants took 1955 ms to find 0 implicit places.
[2023-03-16 04:09:00] [INFO ] Flow matrix only has 18326 transitions (discarded 13027 similar events)
[2023-03-16 04:09:00] [INFO ] Invariant cache hit.
[2023-03-16 04:09:09] [INFO ] Dead Transitions using invariants and state equation in 8872 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 10900 ms. Remains : 627/627 places, 31353/31353 transitions.
Treatment of property RERS17pb113-PT-5-LTLCardinality-03 finished in 338936 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(F(G(p0)))'
Support contains 1 out of 627 places. Attempting structural reductions.
Starting structural reductions in SI_LTL mode, iteration 0 : 627/627 places, 31353/31353 transitions.
Reduce places removed 1 places and 1 transitions.
Applied a total of 0 rules in 186 ms. Remains 626 /627 variables (removed 1) and now considering 31352/31353 (removed 1) transitions.
[2023-03-16 04:09:11] [INFO ] Flow matrix only has 18325 transitions (discarded 13027 similar events)
// Phase 1: matrix 18325 rows 626 cols
[2023-03-16 04:09:11] [INFO ] Computed 13 place invariants in 125 ms
[2023-03-16 04:09:13] [INFO ] Implicit Places using invariants in 2146 ms returned []
Implicit Place search using SMT only with invariants took 2147 ms to find 0 implicit places.
[2023-03-16 04:09:13] [INFO ] Flow matrix only has 18325 transitions (discarded 13027 similar events)
[2023-03-16 04:09:13] [INFO ] Invariant cache hit.
[2023-03-16 04:09:22] [INFO ] Dead Transitions using invariants and state equation in 9251 ms found 0 transitions.
Finished structural reductions in SI_LTL mode , in 1 iterations and 11610 ms. Remains : 626/627 places, 31352/31353 transitions.
Stuttering acceptance computed with spot in 64 ms :[(NOT p0)]
Running random walk in product with property : RERS17pb113-PT-5-LTLCardinality-04 automaton TGBA Formula[mat=[[{ cond=p0, acceptance={} source=0 dest: 0}, { cond=(NOT p0), acceptance={0} source=0 dest: 0}]], initial=0, aps=[p0:(GT 1 s320)], nbAcceptance=1, properties=[trans-labels, explicit-labels, trans-acc, complete, deterministic, no-univ-branch, unambiguous, semi-deterministic, stutter-invariant], stateDesc=[null][true]]
Product exploration explored 100000 steps with 0 reset in 3893 ms.
Product exploration explored 100000 steps with 0 reset in 3191 ms.
Computed a total of 0 stabilizing places and 0 stable transitions
Computed a total of 0 stabilizing places and 0 stable transitions
Knowledge obtained : [p0, (X p0), (X (X p0))]
False Knowledge obtained : []
Knowledge based reduction with 3 factoid took 116 ms. Reduced automaton from 1 states, 2 edges and 1 AP (stutter insensitive) to 1 states, 2 edges and 1 AP (stutter insensitive).
Stuttering acceptance computed with spot in 41 ms :[(NOT p0)]
Finished random walk after 589 steps, including 0 resets, run visited all 1 properties in 9 ms. (steps per millisecond=65 )
Knowledge obtained : [p0, (X p0), (X (X p0))]
False Knowledge obtained : [(F (NOT p0))]
Knowledge based reduction with 3 factoid took 139 ms. Reduced automaton from 1 states, 2 edges and 1 AP (stutter insensitive) to 1 states, 2 edges and 1 AP (stutter insensitive).
Stuttering acceptance computed with spot in 86 ms :[(NOT p0)]
Stuttering acceptance computed with spot in 34 ms :[(NOT p0)]
Support contains 1 out of 626 places. Attempting structural reductions.
Starting structural reductions in SI_LTL mode, iteration 0 : 626/626 places, 31352/31352 transitions.
Applied a total of 0 rules in 152 ms. Remains 626 /626 variables (removed 0) and now considering 31352/31352 (removed 0) transitions.
[2023-03-16 04:09:30] [INFO ] Flow matrix only has 18325 transitions (discarded 13027 similar events)
[2023-03-16 04:09:30] [INFO ] Invariant cache hit.
[2023-03-16 04:09:32] [INFO ] Implicit Places using invariants in 1990 ms returned []
Implicit Place search using SMT only with invariants took 2008 ms to find 0 implicit places.
[2023-03-16 04:09:32] [INFO ] Flow matrix only has 18325 transitions (discarded 13027 similar events)
[2023-03-16 04:09:32] [INFO ] Invariant cache hit.
[2023-03-16 04:09:41] [INFO ] Dead Transitions using invariants and state equation in 8965 ms found 0 transitions.
Finished structural reductions in SI_LTL mode , in 1 iterations and 11134 ms. Remains : 626/626 places, 31352/31352 transitions.
Computed a total of 0 stabilizing places and 0 stable transitions
Computed a total of 0 stabilizing places and 0 stable transitions
Knowledge obtained : [p0, (X p0), (X (X p0))]
False Knowledge obtained : []
Knowledge based reduction with 3 factoid took 126 ms. Reduced automaton from 1 states, 2 edges and 1 AP (stutter insensitive) to 1 states, 2 edges and 1 AP (stutter insensitive).
Stuttering acceptance computed with spot in 31 ms :[(NOT p0)]
Finished random walk after 435 steps, including 0 resets, run visited all 1 properties in 8 ms. (steps per millisecond=54 )
Knowledge obtained : [p0, (X p0), (X (X p0))]
False Knowledge obtained : [(F (NOT p0))]
Knowledge based reduction with 3 factoid took 131 ms. Reduced automaton from 1 states, 2 edges and 1 AP (stutter insensitive) to 1 states, 2 edges and 1 AP (stutter insensitive).
Stuttering acceptance computed with spot in 32 ms :[(NOT p0)]
Stuttering acceptance computed with spot in 30 ms :[(NOT p0)]
Stuttering acceptance computed with spot in 30 ms :[(NOT p0)]
Product exploration explored 100000 steps with 0 reset in 3256 ms.
Product exploration explored 100000 steps with 0 reset in 3298 ms.
Support contains 1 out of 626 places. Attempting structural reductions.
Starting structural reductions in SI_LTL mode, iteration 0 : 626/626 places, 31352/31352 transitions.
Applied a total of 0 rules in 154 ms. Remains 626 /626 variables (removed 0) and now considering 31352/31352 (removed 0) transitions.
[2023-03-16 04:09:48] [INFO ] Flow matrix only has 18325 transitions (discarded 13027 similar events)
[2023-03-16 04:09:48] [INFO ] Invariant cache hit.
[2023-03-16 04:09:50] [INFO ] Implicit Places using invariants in 1786 ms returned []
Implicit Place search using SMT only with invariants took 1787 ms to find 0 implicit places.
[2023-03-16 04:09:50] [INFO ] Flow matrix only has 18325 transitions (discarded 13027 similar events)
[2023-03-16 04:09:50] [INFO ] Invariant cache hit.
[2023-03-16 04:09:59] [INFO ] Dead Transitions using invariants and state equation in 9017 ms found 0 transitions.
Finished structural reductions in SI_LTL mode , in 1 iterations and 10964 ms. Remains : 626/626 places, 31352/31352 transitions.
Treatment of property RERS17pb113-PT-5-LTLCardinality-04 finished in 49788 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(F(G(p0)))'
Support contains 1 out of 627 places. Attempting structural reductions.
Starting structural reductions in SI_LTL mode, iteration 0 : 627/627 places, 31353/31353 transitions.
Reduce places removed 1 places and 1 transitions.
Applied a total of 0 rules in 305 ms. Remains 626 /627 variables (removed 1) and now considering 31352/31353 (removed 1) transitions.
[2023-03-16 04:10:00] [INFO ] Flow matrix only has 18325 transitions (discarded 13027 similar events)
[2023-03-16 04:10:00] [INFO ] Invariant cache hit.
[2023-03-16 04:10:02] [INFO ] Implicit Places using invariants in 1887 ms returned []
Implicit Place search using SMT only with invariants took 1888 ms to find 0 implicit places.
[2023-03-16 04:10:02] [INFO ] Flow matrix only has 18325 transitions (discarded 13027 similar events)
[2023-03-16 04:10:02] [INFO ] Invariant cache hit.
[2023-03-16 04:10:11] [INFO ] Dead Transitions using invariants and state equation in 8341 ms found 0 transitions.
Finished structural reductions in SI_LTL mode , in 1 iterations and 10547 ms. Remains : 626/627 places, 31352/31353 transitions.
Stuttering acceptance computed with spot in 41 ms :[(NOT p0)]
Running random walk in product with property : RERS17pb113-PT-5-LTLCardinality-05 automaton TGBA Formula[mat=[[{ cond=p0, acceptance={} source=0 dest: 0}, { cond=(NOT p0), acceptance={0} source=0 dest: 0}]], initial=0, aps=[p0:(LEQ 3 s258)], nbAcceptance=1, properties=[trans-labels, explicit-labels, trans-acc, complete, deterministic, no-univ-branch, unambiguous, semi-deterministic, stutter-invariant], stateDesc=[null][true]]
Product exploration explored 100000 steps with 0 reset in 3250 ms.
Product exploration explored 100000 steps with 0 reset in 3138 ms.
Computed a total of 0 stabilizing places and 0 stable transitions
Computed a total of 0 stabilizing places and 0 stable transitions
Knowledge obtained : [(NOT p0), (X (NOT p0)), (X (X (NOT p0)))]
False Knowledge obtained : []
Knowledge based reduction with 3 factoid took 116 ms. Reduced automaton from 1 states, 2 edges and 1 AP (stutter insensitive) to 1 states, 2 edges and 1 AP (stutter insensitive).
Stuttering acceptance computed with spot in 33 ms :[(NOT p0)]
Incomplete random walk after 10000 steps, including 2 resets, run finished after 291 ms. (steps per millisecond=34 ) properties (out of 1) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 25 ms. (steps per millisecond=400 ) properties (out of 1) seen :0
Interrupted probabilistic random walk after 26203 steps, run timeout after 3001 ms. (steps per millisecond=8 ) properties seen :{}
Probabilistic random walk after 26203 steps, saw 23637 distinct states, run finished after 3002 ms. (steps per millisecond=8 ) properties seen :0
Running SMT prover for 1 properties.
[2023-03-16 04:10:21] [INFO ] Flow matrix only has 18325 transitions (discarded 13027 similar events)
[2023-03-16 04:10:21] [INFO ] Invariant cache hit.
[2023-03-16 04:10:21] [INFO ] [Real]Absence check using 13 positive place invariants in 5 ms returned sat
[2023-03-16 04:10:46] [INFO ] After 24794ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:1
[2023-03-16 04:10:46] [INFO ] [Nat]Absence check using 13 positive place invariants in 5 ms returned sat
[2023-03-16 04:11:07] [INFO ] After 21755ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :1
[2023-03-16 04:11:08] [INFO ] State equation strengthened by 268 read => feed constraints.
[2023-03-16 04:11:11] [INFO ] After 3083ms SMT Verify possible using 268 Read/Feed constraints in natural domain returned unsat :0 sat :0
[2023-03-16 04:11:11] [INFO ] After 25039ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :0
Parikh walk visited 0 properties in 9 ms.
Support contains 1 out of 626 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 626/626 places, 31352/31352 transitions.
Applied a total of 0 rules in 172 ms. Remains 626 /626 variables (removed 0) and now considering 31352/31352 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 173 ms. Remains : 626/626 places, 31352/31352 transitions.
Finished random walk after 570 steps, including 0 resets, run visited all 1 properties in 9 ms. (steps per millisecond=63 )
Knowledge obtained : [(NOT p0), (X (NOT p0)), (X (X (NOT p0)))]
False Knowledge obtained : [(F p0)]
Knowledge based reduction with 3 factoid took 147 ms. Reduced automaton from 1 states, 2 edges and 1 AP (stutter insensitive) to 1 states, 2 edges and 1 AP (stutter insensitive).
Stuttering acceptance computed with spot in 45 ms :[(NOT p0)]
Stuttering acceptance computed with spot in 29 ms :[(NOT p0)]
[2023-03-16 04:11:11] [INFO ] Flow matrix only has 18325 transitions (discarded 13027 similar events)
[2023-03-16 04:11:11] [INFO ] Invariant cache hit.
Could not prove EG (NOT p0)
Support contains 1 out of 626 places. Attempting structural reductions.
Starting structural reductions in SI_LTL mode, iteration 0 : 626/626 places, 31352/31352 transitions.
Applied a total of 0 rules in 176 ms. Remains 626 /626 variables (removed 0) and now considering 31352/31352 (removed 0) transitions.
[2023-03-16 04:11:26] [INFO ] Flow matrix only has 18325 transitions (discarded 13027 similar events)
[2023-03-16 04:11:26] [INFO ] Invariant cache hit.
[2023-03-16 04:11:28] [INFO ] Implicit Places using invariants in 1849 ms returned []
Implicit Place search using SMT only with invariants took 1850 ms to find 0 implicit places.
[2023-03-16 04:11:28] [INFO ] Flow matrix only has 18325 transitions (discarded 13027 similar events)
[2023-03-16 04:11:28] [INFO ] Invariant cache hit.
[2023-03-16 04:11:37] [INFO ] Dead Transitions using invariants and state equation in 8739 ms found 0 transitions.
Finished structural reductions in SI_LTL mode , in 1 iterations and 10767 ms. Remains : 626/626 places, 31352/31352 transitions.
Computed a total of 0 stabilizing places and 0 stable transitions
Computed a total of 0 stabilizing places and 0 stable transitions
Knowledge obtained : [(NOT p0), (X (NOT p0)), (X (X (NOT p0)))]
False Knowledge obtained : []
Knowledge based reduction with 3 factoid took 104 ms. Reduced automaton from 1 states, 2 edges and 1 AP (stutter insensitive) to 1 states, 2 edges and 1 AP (stutter insensitive).
Stuttering acceptance computed with spot in 40 ms :[(NOT p0)]
Finished random walk after 7555 steps, including 2 resets, run visited all 1 properties in 315 ms. (steps per millisecond=23 )
Knowledge obtained : [(NOT p0), (X (NOT p0)), (X (X (NOT p0)))]
False Knowledge obtained : [(F p0)]
Knowledge based reduction with 3 factoid took 129 ms. Reduced automaton from 1 states, 2 edges and 1 AP (stutter insensitive) to 1 states, 2 edges and 1 AP (stutter insensitive).
Stuttering acceptance computed with spot in 38 ms :[(NOT p0)]
Stuttering acceptance computed with spot in 30 ms :[(NOT p0)]
[2023-03-16 04:11:38] [INFO ] Flow matrix only has 18325 transitions (discarded 13027 similar events)
[2023-03-16 04:11:38] [INFO ] Invariant cache hit.
Could not prove EG (NOT p0)
Stuttering acceptance computed with spot in 37 ms :[(NOT p0)]
Product exploration explored 100000 steps with 0 reset in 2992 ms.
Product exploration explored 100000 steps with 0 reset in 3056 ms.
Support contains 1 out of 626 places. Attempting structural reductions.
Starting structural reductions in SI_LTL mode, iteration 0 : 626/626 places, 31352/31352 transitions.
Applied a total of 0 rules in 151 ms. Remains 626 /626 variables (removed 0) and now considering 31352/31352 (removed 0) transitions.
[2023-03-16 04:11:59] [INFO ] Flow matrix only has 18325 transitions (discarded 13027 similar events)
[2023-03-16 04:11:59] [INFO ] Invariant cache hit.
[2023-03-16 04:12:01] [INFO ] Implicit Places using invariants in 2046 ms returned []
Implicit Place search using SMT only with invariants took 2046 ms to find 0 implicit places.
[2023-03-16 04:12:01] [INFO ] Flow matrix only has 18325 transitions (discarded 13027 similar events)
[2023-03-16 04:12:01] [INFO ] Invariant cache hit.
[2023-03-16 04:12:10] [INFO ] Dead Transitions using invariants and state equation in 8302 ms found 0 transitions.
Finished structural reductions in SI_LTL mode , in 1 iterations and 10502 ms. Remains : 626/626 places, 31352/31352 transitions.
Treatment of property RERS17pb113-PT-5-LTLCardinality-05 finished in 130603 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!((X(p0)||(X((p1 U (p2||G(p1)))) U (((X(F(p3))||G(p0))&&X((p1 U (p2||G(p1)))))||G(X((p1 U (p2||G(p1)))))))))'
Support contains 8 out of 627 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 627/627 places, 31353/31353 transitions.
Applied a total of 0 rules in 227 ms. Remains 627 /627 variables (removed 0) and now considering 31353/31353 (removed 0) transitions.
[2023-03-16 04:12:11] [INFO ] Flow matrix only has 18326 transitions (discarded 13027 similar events)
// Phase 1: matrix 18326 rows 627 cols
[2023-03-16 04:12:11] [INFO ] Computed 13 place invariants in 45 ms
[2023-03-16 04:12:13] [INFO ] Implicit Places using invariants in 2013 ms returned []
Implicit Place search using SMT only with invariants took 2014 ms to find 0 implicit places.
[2023-03-16 04:12:13] [INFO ] Flow matrix only has 18326 transitions (discarded 13027 similar events)
[2023-03-16 04:12:13] [INFO ] Invariant cache hit.
[2023-03-16 04:12:22] [INFO ] Dead Transitions using invariants and state equation in 8832 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 11077 ms. Remains : 627/627 places, 31353/31353 transitions.
Stuttering acceptance computed with spot in 436 ms :[(AND (NOT p0) (NOT p1) (NOT p2)), (AND (NOT p0) (NOT p1) (NOT p2)), (AND (NOT p3) (NOT p2) (NOT p1)), (AND (NOT p1) (NOT p2) (NOT p3)), true, (AND (NOT p2) (NOT p1)), (NOT p3), (AND (NOT p2) (NOT p3) (NOT p1) (NOT p0)), (AND (NOT p3) (NOT p2) (NOT p0) (NOT p1)), (OR (AND (NOT p0) p2 (NOT p3)) (AND (NOT p0) p1 (NOT p3)))]
Running random walk in product with property : RERS17pb113-PT-5-LTLCardinality-06 automaton TGBA Formula[mat=[[{ cond=true, acceptance={} source=0 dest: 1}], [{ cond=(AND p2 (NOT p3) (NOT p0)), acceptance={} source=1 dest: 2}, { cond=(OR (AND p2 (NOT p3) (NOT p0)) (AND p1 (NOT p3) (NOT p0))), acceptance={} source=1 dest: 3}, { cond=(AND (NOT p2) (NOT p1) (NOT p0)), acceptance={} source=1 dest: 4}, { cond=(AND (NOT p2) p1 (NOT p0)), acceptance={} source=1 dest: 5}], [{ cond=(AND (NOT p2) p1 (NOT p3)), acceptance={} source=2 dest: 2}, { cond=(AND (NOT p2) (NOT p1) (NOT p3)), acceptance={} source=2 dest: 6}], [{ cond=(NOT p3), acceptance={} source=3 dest: 2}, { cond=(OR (AND p2 (NOT p3) (NOT p0)) (AND p1 (NOT p3) (NOT p0))), acceptance={0} source=3 dest: 3}, { cond=(AND (NOT p2) (NOT p1) (NOT p3) (NOT p0)), acceptance={0, 1} source=3 dest: 3}, { cond=(OR (AND p2 (NOT p3) p0) (AND p1 (NOT p3) p0)), acceptance={} source=3 dest: 7}, { cond=(AND (NOT p2) (NOT p1) (NOT p3) p0), acceptance={1} source=3 dest: 7}], [{ cond=true, acceptance={0, 1} source=4 dest: 4}], [{ cond=(AND (NOT p2) (NOT p1)), acceptance={} source=5 dest: 4}, { cond=(AND (NOT p2) p1), acceptance={} source=5 dest: 5}], [{ cond=(NOT p3), acceptance={0, 1} source=6 dest: 6}], [{ cond=(AND (NOT p3) (NOT p0)), acceptance={} source=7 dest: 2}, { cond=(OR (AND p2 (NOT p3) (NOT p0)) (AND p1 (NOT p3) (NOT p0))), acceptance={0} source=7 dest: 3}, { cond=(AND (NOT p2) (NOT p1) (NOT p3) (NOT p0)), acceptance={0, 1} source=7 dest: 3}, { cond=(OR (AND p2 (NOT p3) p0) (AND p1 (NOT p3) p0)), acceptance={} source=7 dest: 7}, { cond=(AND (NOT p2) (NOT p1) (NOT p3) p0), acceptance={1} source=7 dest: 7}, { cond=(AND (NOT p3) p0), acceptance={} source=7 dest: 8}], [{ cond=(AND (NOT p2) (NOT p1) (NOT p3) (NOT p0)), acceptance={} source=8 dest: 6}, { cond=(AND (NOT p2) (NOT p1) (NOT p3) p0), acceptance={} source=8 dest: 9}], [{ cond=(OR (AND p2 (NOT p3) (NOT p0)) (AND p1 (NOT p3) (NOT p0))), acceptance={} source=9 dest: 6}, { cond=(OR (AND p2 (NOT p3) p0) (AND p1 (NOT p3) p0)), acceptance={} source=9 dest: 9}]], initial=0, aps=[p2:(AND (GT s252 s29) (GT s259 s10)), p3:(GT s65 s18), p0:(GT s423 s452), p1:(GT s259 s10)], nbAcceptance=2, properties=[trans-labels, explicit-labels, trans-acc, no-univ-branch, stutter-sensitive], stateDesc=[null, null, null, null, null, null, null, null, null, null][false, false, false, false, false, false, false, false, false, false]]
Entered a terminal (fully accepting) state of product in 1 steps with 0 reset in 1 ms.
FORMULA RERS17pb113-PT-5-LTLCardinality-06 FALSE TECHNIQUES STUTTER_TEST
Treatment of property RERS17pb113-PT-5-LTLCardinality-06 finished in 11632 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!((X(G((p0&&X(p0))))||(X(p1)&&F(p2))))'
Support contains 5 out of 627 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 627/627 places, 31353/31353 transitions.
Applied a total of 0 rules in 96 ms. Remains 627 /627 variables (removed 0) and now considering 31353/31353 (removed 0) transitions.
[2023-03-16 04:12:22] [INFO ] Flow matrix only has 18326 transitions (discarded 13027 similar events)
[2023-03-16 04:12:22] [INFO ] Invariant cache hit.
[2023-03-16 04:12:24] [INFO ] Implicit Places using invariants in 1791 ms returned []
Implicit Place search using SMT only with invariants took 1795 ms to find 0 implicit places.
[2023-03-16 04:12:24] [INFO ] Flow matrix only has 18326 transitions (discarded 13027 similar events)
[2023-03-16 04:12:24] [INFO ] Invariant cache hit.
[2023-03-16 04:12:33] [INFO ] Dead Transitions using invariants and state equation in 8824 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 10718 ms. Remains : 627/627 places, 31353/31353 transitions.
Stuttering acceptance computed with spot in 221 ms :[(OR (AND (NOT p0) (NOT p2)) (AND (NOT p0) (NOT p1))), (AND (NOT p0) (NOT p1)), (AND (NOT p2) (NOT p0)), true, (NOT p0), (NOT p2)]
Running random walk in product with property : RERS17pb113-PT-5-LTLCardinality-07 automaton TGBA Formula[mat=[[{ cond=true, acceptance={} source=0 dest: 1}, { cond=(NOT p2), acceptance={} source=0 dest: 2}], [{ cond=(AND (NOT p1) (NOT p0)), acceptance={} source=1 dest: 3}, { cond=(AND (NOT p1) p0), acceptance={} source=1 dest: 4}], [{ cond=(AND (NOT p2) p0), acceptance={} source=2 dest: 2}, { cond=(AND (NOT p2) (NOT p0)), acceptance={} source=2 dest: 5}], [{ cond=true, acceptance={0} source=3 dest: 3}], [{ cond=(NOT p0), acceptance={} source=4 dest: 3}, { cond=p0, acceptance={} source=4 dest: 4}], [{ cond=(NOT p2), acceptance={0} source=5 dest: 5}]], initial=0, aps=[p2:(LEQ s607 s495), p1:(LEQ 2 s276), p0:(LEQ s157 s37)], nbAcceptance=1, properties=[trans-labels, explicit-labels, trans-acc, no-univ-branch, stutter-sensitive, very-weak, weak, inherently-weak], stateDesc=[null, null, null, null, null, null][false, false, false, false, false, false]]
Entered a terminal (fully accepting) state of product in 428 steps with 0 reset in 16 ms.
FORMULA RERS17pb113-PT-5-LTLCardinality-07 FALSE TECHNIQUES STUTTER_TEST
Treatment of property RERS17pb113-PT-5-LTLCardinality-07 finished in 11054 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!((F(p0)&&X((p1&&G(p2)))))'
Support contains 5 out of 627 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 627/627 places, 31353/31353 transitions.
Applied a total of 0 rules in 76 ms. Remains 627 /627 variables (removed 0) and now considering 31353/31353 (removed 0) transitions.
[2023-03-16 04:12:34] [INFO ] Flow matrix only has 18326 transitions (discarded 13027 similar events)
[2023-03-16 04:12:34] [INFO ] Invariant cache hit.
[2023-03-16 04:12:35] [INFO ] Implicit Places using invariants in 1901 ms returned []
Implicit Place search using SMT only with invariants took 1902 ms to find 0 implicit places.
[2023-03-16 04:12:35] [INFO ] Flow matrix only has 18326 transitions (discarded 13027 similar events)
[2023-03-16 04:12:35] [INFO ] Invariant cache hit.
[2023-03-16 04:12:44] [INFO ] Dead Transitions using invariants and state equation in 8280 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 10260 ms. Remains : 627/627 places, 31353/31353 transitions.
Stuttering acceptance computed with spot in 216 ms :[(OR (NOT p1) (NOT p2) (NOT p0)), (NOT p0), (OR (NOT p1) (NOT p2)), true, (NOT p2)]
Running random walk in product with property : RERS17pb113-PT-5-LTLCardinality-08 automaton TGBA Formula[mat=[[{ cond=(NOT p0), acceptance={} source=0 dest: 1}, { cond=true, acceptance={} source=0 dest: 2}], [{ cond=(NOT p0), acceptance={0} source=1 dest: 1}], [{ cond=(OR (NOT p1) (NOT p2)), acceptance={} source=2 dest: 3}, { cond=(AND p1 p2), acceptance={} source=2 dest: 4}], [{ cond=true, acceptance={0} source=3 dest: 3}], [{ cond=(NOT p2), acceptance={} source=4 dest: 3}, { cond=p2, acceptance={} source=4 dest: 4}]], initial=0, aps=[p0:(LEQ s223 s151), p1:(GT 2 s182), p2:(LEQ s473 s319)], nbAcceptance=1, properties=[trans-labels, explicit-labels, trans-acc, no-univ-branch, stutter-sensitive, very-weak, weak, inherently-weak], stateDesc=[null, null, null, null, null][false, false, false, false, false]]
Entered a terminal (fully accepting) state of product in 2319 steps with 0 reset in 92 ms.
FORMULA RERS17pb113-PT-5-LTLCardinality-08 FALSE TECHNIQUES STUTTER_TEST
Treatment of property RERS17pb113-PT-5-LTLCardinality-08 finished in 10674 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(X(G((p0||G(p1)))))'
Support contains 4 out of 627 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 627/627 places, 31353/31353 transitions.
Applied a total of 0 rules in 78 ms. Remains 627 /627 variables (removed 0) and now considering 31353/31353 (removed 0) transitions.
[2023-03-16 04:12:44] [INFO ] Flow matrix only has 18326 transitions (discarded 13027 similar events)
[2023-03-16 04:12:44] [INFO ] Invariant cache hit.
[2023-03-16 04:12:46] [INFO ] Implicit Places using invariants in 1888 ms returned []
Implicit Place search using SMT only with invariants took 1888 ms to find 0 implicit places.
[2023-03-16 04:12:46] [INFO ] Flow matrix only has 18326 transitions (discarded 13027 similar events)
[2023-03-16 04:12:46] [INFO ] Invariant cache hit.
[2023-03-16 04:12:55] [INFO ] Dead Transitions using invariants and state equation in 8644 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 10612 ms. Remains : 627/627 places, 31353/31353 transitions.
Stuttering acceptance computed with spot in 142 ms :[true, (AND (NOT p1) (NOT p0)), (NOT p1), (AND (NOT p1) (NOT p0))]
Running random walk in product with property : RERS17pb113-PT-5-LTLCardinality-10 automaton TGBA Formula[mat=[[{ cond=true, acceptance={0} source=0 dest: 0}], [{ cond=true, acceptance={} source=1 dest: 3}], [{ cond=(NOT p1), acceptance={} source=2 dest: 0}, { cond=p1, acceptance={} source=2 dest: 2}], [{ cond=(AND (NOT p0) (NOT p1)), acceptance={} source=3 dest: 0}, { cond=(AND (NOT p0) p1), acceptance={} source=3 dest: 2}, { cond=p0, acceptance={} source=3 dest: 3}]], initial=1, aps=[p1:(LEQ s591 s346), p0:(LEQ s388 s596)], nbAcceptance=1, properties=[trans-labels, explicit-labels, trans-acc, complete, deterministic, no-univ-branch, unambiguous, semi-deterministic, stutter-sensitive, terminal, very-weak, weak, inherently-weak], stateDesc=[null, null, null, null][false, false, false, false]]
Entered a terminal (fully accepting) state of product in 8319 steps with 0 reset in 361 ms.
FORMULA RERS17pb113-PT-5-LTLCardinality-10 FALSE TECHNIQUES STUTTER_TEST
Treatment of property RERS17pb113-PT-5-LTLCardinality-10 finished in 11212 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!((G((p0 U p1)) U X(G(p2))))'
Support contains 4 out of 627 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 627/627 places, 31353/31353 transitions.
Applied a total of 0 rules in 82 ms. Remains 627 /627 variables (removed 0) and now considering 31353/31353 (removed 0) transitions.
[2023-03-16 04:12:55] [INFO ] Flow matrix only has 18326 transitions (discarded 13027 similar events)
[2023-03-16 04:12:55] [INFO ] Invariant cache hit.
[2023-03-16 04:12:57] [INFO ] Implicit Places using invariants in 1932 ms returned []
Implicit Place search using SMT only with invariants took 1932 ms to find 0 implicit places.
[2023-03-16 04:12:57] [INFO ] Flow matrix only has 18326 transitions (discarded 13027 similar events)
[2023-03-16 04:12:57] [INFO ] Invariant cache hit.
[2023-03-16 04:13:06] [INFO ] Dead Transitions using invariants and state equation in 8963 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 10979 ms. Remains : 627/627 places, 31353/31353 transitions.
Stuttering acceptance computed with spot in 244 ms :[(NOT p2), (AND (NOT p1) (NOT p2)), (NOT p2), true, (NOT p1), (AND (NOT p1) p2)]
Running random walk in product with property : RERS17pb113-PT-5-LTLCardinality-11 automaton TGBA Formula[mat=[[{ cond=p2, acceptance={} source=0 dest: 0}, { cond=(NOT p2), acceptance={} source=0 dest: 3}], [{ cond=(AND (NOT p1) (NOT p0) (NOT p2)), acceptance={} source=1 dest: 3}, { cond=(AND (NOT p1) p0 (NOT p2)), acceptance={} source=1 dest: 4}, { cond=(OR (AND p1 (NOT p2)) (AND p0 (NOT p2))), acceptance={} source=1 dest: 5}], [{ cond=(AND (NOT p1) (NOT p0)), acceptance={} source=2 dest: 0}, { cond=(OR p1 p0), acceptance={} source=2 dest: 1}, { cond=(OR (AND p1 p2) (AND p0 p2)), acceptance={} source=2 dest: 2}, { cond=(OR (AND p1 (NOT p2)) (AND p0 (NOT p2))), acceptance={0} source=2 dest: 2}], [{ cond=true, acceptance={0} source=3 dest: 3}], [{ cond=(AND (NOT p1) (NOT p0)), acceptance={} source=4 dest: 3}, { cond=(AND (NOT p1) p0), acceptance={0} source=4 dest: 4}], [{ cond=(AND (NOT p1) (NOT p0) p2), acceptance={} source=5 dest: 3}, { cond=(AND (NOT p1) p0 p2), acceptance={} source=5 dest: 4}, { cond=(OR (AND p1 p2) (AND p0 p2)), acceptance={} source=5 dest: 5}]], initial=2, aps=[p2:(LEQ s217 s168), p1:(LEQ 2 s534), p0:(LEQ 3 s504)], nbAcceptance=1, properties=[trans-labels, explicit-labels, trans-acc, no-univ-branch, stutter-sensitive], stateDesc=[null, null, null, null, null, null][false, false, false, false, false, false]]
Entered a terminal (fully accepting) state of product in 970 steps with 0 reset in 35 ms.
FORMULA RERS17pb113-PT-5-LTLCardinality-11 FALSE TECHNIQUES STUTTER_TEST
Treatment of property RERS17pb113-PT-5-LTLCardinality-11 finished in 11357 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(F(p0))'
Support contains 1 out of 627 places. Attempting structural reductions.
Starting structural reductions in SI_LTL mode, iteration 0 : 627/627 places, 31353/31353 transitions.
Reduce places removed 1 places and 1 transitions.
Applied a total of 0 rules in 177 ms. Remains 626 /627 variables (removed 1) and now considering 31352/31353 (removed 1) transitions.
[2023-03-16 04:13:07] [INFO ] Flow matrix only has 18325 transitions (discarded 13027 similar events)
// Phase 1: matrix 18325 rows 626 cols
[2023-03-16 04:13:07] [INFO ] Computed 13 place invariants in 57 ms
[2023-03-16 04:13:09] [INFO ] Implicit Places using invariants in 1935 ms returned []
Implicit Place search using SMT only with invariants took 1935 ms to find 0 implicit places.
[2023-03-16 04:13:09] [INFO ] Flow matrix only has 18325 transitions (discarded 13027 similar events)
[2023-03-16 04:13:09] [INFO ] Invariant cache hit.
[2023-03-16 04:13:17] [INFO ] Dead Transitions using invariants and state equation in 8686 ms found 0 transitions.
Finished structural reductions in SI_LTL mode , in 1 iterations and 10799 ms. Remains : 626/627 places, 31352/31353 transitions.
Stuttering acceptance computed with spot in 41 ms :[(NOT p0)]
Running random walk in product with property : RERS17pb113-PT-5-LTLCardinality-12 automaton TGBA Formula[mat=[[{ cond=(NOT p0), acceptance={0} source=0 dest: 0}]], initial=0, aps=[p0:(LEQ 2 s370)], nbAcceptance=1, properties=[trans-labels, explicit-labels, trans-acc, colored, deterministic, no-univ-branch, unambiguous, semi-deterministic, stutter-invariant, very-weak, weak, inherently-weak], stateDesc=[null][true]]
Product exploration explored 100000 steps with 36 reset in 3660 ms.
Product exploration explored 100000 steps with 37 reset in 3919 ms.
Computed a total of 0 stabilizing places and 0 stable transitions
Computed a total of 0 stabilizing places and 0 stable transitions
Knowledge obtained : [(NOT p0), (X (NOT p0)), (X (X (NOT p0)))]
False Knowledge obtained : []
Knowledge based reduction with 3 factoid took 117 ms. Reduced automaton from 1 states, 1 edges and 1 AP (stutter insensitive) to 1 states, 1 edges and 1 AP (stutter insensitive).
Stuttering acceptance computed with spot in 30 ms :[(NOT p0)]
Finished random walk after 6225 steps, including 1 resets, run visited all 1 properties in 266 ms. (steps per millisecond=23 )
Knowledge obtained : [(NOT p0), (X (NOT p0)), (X (X (NOT p0)))]
False Knowledge obtained : [(F p0)]
Knowledge based reduction with 3 factoid took 161 ms. Reduced automaton from 1 states, 1 edges and 1 AP (stutter insensitive) to 1 states, 1 edges and 1 AP (stutter insensitive).
Stuttering acceptance computed with spot in 30 ms :[(NOT p0)]
Stuttering acceptance computed with spot in 30 ms :[(NOT p0)]
[2023-03-16 04:13:26] [INFO ] Flow matrix only has 18325 transitions (discarded 13027 similar events)
[2023-03-16 04:13:26] [INFO ] Invariant cache hit.
java.lang.RuntimeException: SMT solver raised an error when submitting script. Raised (error "Failed to assert expression: java.io.IOException: Broken pipe ...
at fr.lip6.move.gal.structural.smt.SMTUtils.execAndCheckResult(SMTUtils.java:251)
at fr.lip6.move.gal.structural.smt.DeadlockTester.verifyPossible(DeadlockTester.java:876)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testEGap(DeadlockTester.java:517)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.computeEGknowledge(LTLPropertySolver.java:614)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.applyKnowledgeBasedReductions(LTLPropertySolver.java:580)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.checkLTLProperty(LTLPropertySolver.java:251)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.runStutteringLTLTest(LTLPropertySolver.java:225)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.runStructuralLTLCheck(LTLPropertySolver.java:76)
at fr.lip6.move.gal.application.Application.startNoEx(Application.java:762)
at fr.lip6.move.gal.application.Application.start(Application.java:178)
at fr.lip6.move.gal.itscl.application.Application.start(Application.java:45)
at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:203)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:136)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:402)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:255)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:77)
at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
at java.base/java.lang.reflect.Method.invoke(Method.java:568)
at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:659)
at org.eclipse.equinox.launcher.Main.basicRun(Main.java:596)
at org.eclipse.equinox.launcher.Main.run(Main.java:1467)
at org.eclipse.equinox.launcher.Main.main(Main.java:1440)
[2023-03-16 04:13:41] [WARNING] SMT solver failed with error :java.lang.RuntimeException: SMT solver raised an error when submitting script. Raised (error "Failed to assert expression: java.io.IOException: Broken pipe ... while checking expression EG (NOT p0)
Could not prove EG (NOT p0)
Support contains 1 out of 626 places. Attempting structural reductions.
Starting structural reductions in SI_LTL mode, iteration 0 : 626/626 places, 31352/31352 transitions.
Applied a total of 0 rules in 174 ms. Remains 626 /626 variables (removed 0) and now considering 31352/31352 (removed 0) transitions.
[2023-03-16 04:13:41] [INFO ] Flow matrix only has 18325 transitions (discarded 13027 similar events)
[2023-03-16 04:13:41] [INFO ] Invariant cache hit.
[2023-03-16 04:13:43] [INFO ] Implicit Places using invariants in 1995 ms returned []
Implicit Place search using SMT only with invariants took 1996 ms to find 0 implicit places.
[2023-03-16 04:13:43] [INFO ] Flow matrix only has 18325 transitions (discarded 13027 similar events)
[2023-03-16 04:13:43] [INFO ] Invariant cache hit.
[2023-03-16 04:13:52] [INFO ] Dead Transitions using invariants and state equation in 9016 ms found 0 transitions.
Finished structural reductions in SI_LTL mode , in 1 iterations and 11188 ms. Remains : 626/626 places, 31352/31352 transitions.
Computed a total of 0 stabilizing places and 0 stable transitions
Computed a total of 0 stabilizing places and 0 stable transitions
Knowledge obtained : [(NOT p0), (X (NOT p0)), (X (X (NOT p0)))]
False Knowledge obtained : []
Knowledge based reduction with 3 factoid took 123 ms. Reduced automaton from 1 states, 1 edges and 1 AP (stutter insensitive) to 1 states, 1 edges and 1 AP (stutter insensitive).
Stuttering acceptance computed with spot in 30 ms :[(NOT p0)]
Finished random walk after 2801 steps, including 0 resets, run visited all 1 properties in 128 ms. (steps per millisecond=21 )
Knowledge obtained : [(NOT p0), (X (NOT p0)), (X (X (NOT p0)))]
False Knowledge obtained : [(F p0)]
Knowledge based reduction with 3 factoid took 208 ms. Reduced automaton from 1 states, 1 edges and 1 AP (stutter insensitive) to 1 states, 1 edges and 1 AP (stutter insensitive).
Stuttering acceptance computed with spot in 37 ms :[(NOT p0)]
Stuttering acceptance computed with spot in 36 ms :[(NOT p0)]
[2023-03-16 04:13:53] [INFO ] Flow matrix only has 18325 transitions (discarded 13027 similar events)
[2023-03-16 04:13:53] [INFO ] Invariant cache hit.
Could not prove EG (NOT p0)
Stuttering acceptance computed with spot in 33 ms :[(NOT p0)]
Product exploration explored 100000 steps with 28 reset in 3835 ms.
Product exploration explored 100000 steps with 38 reset in 3750 ms.
Support contains 1 out of 626 places. Attempting structural reductions.
Starting structural reductions in SI_LTL mode, iteration 0 : 626/626 places, 31352/31352 transitions.
Applied a total of 0 rules in 171 ms. Remains 626 /626 variables (removed 0) and now considering 31352/31352 (removed 0) transitions.
[2023-03-16 04:14:16] [INFO ] Flow matrix only has 18325 transitions (discarded 13027 similar events)
[2023-03-16 04:14:16] [INFO ] Invariant cache hit.
[2023-03-16 04:14:18] [INFO ] Implicit Places using invariants in 2032 ms returned []
Implicit Place search using SMT only with invariants took 2035 ms to find 0 implicit places.
[2023-03-16 04:14:18] [INFO ] Flow matrix only has 18325 transitions (discarded 13027 similar events)
[2023-03-16 04:14:18] [INFO ] Invariant cache hit.
[2023-03-16 04:14:27] [INFO ] Dead Transitions using invariants and state equation in 8752 ms found 0 transitions.
Finished structural reductions in SI_LTL mode , in 1 iterations and 10960 ms. Remains : 626/626 places, 31352/31352 transitions.
Treatment of property RERS17pb113-PT-5-LTLCardinality-12 finished in 81342 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!((F(p0)&&X(F(p1))))'
Support contains 3 out of 627 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 627/627 places, 31353/31353 transitions.
Applied a total of 0 rules in 179 ms. Remains 627 /627 variables (removed 0) and now considering 31353/31353 (removed 0) transitions.
[2023-03-16 04:14:28] [INFO ] Flow matrix only has 18326 transitions (discarded 13027 similar events)
// Phase 1: matrix 18326 rows 627 cols
[2023-03-16 04:14:28] [INFO ] Computed 13 place invariants in 49 ms
[2023-03-16 04:14:30] [INFO ] Implicit Places using invariants in 2014 ms returned []
Implicit Place search using SMT only with invariants took 2015 ms to find 0 implicit places.
[2023-03-16 04:14:30] [INFO ] Flow matrix only has 18326 transitions (discarded 13027 similar events)
[2023-03-16 04:14:30] [INFO ] Invariant cache hit.
[2023-03-16 04:14:39] [INFO ] Dead Transitions using invariants and state equation in 8960 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 11157 ms. Remains : 627/627 places, 31353/31353 transitions.
Stuttering acceptance computed with spot in 123 ms :[(OR (NOT p0) (NOT p1)), (NOT p0), (NOT p1)]
Running random walk in product with property : RERS17pb113-PT-5-LTLCardinality-13 automaton TGBA Formula[mat=[[{ cond=(NOT p0), acceptance={} source=0 dest: 1}, { cond=true, acceptance={} source=0 dest: 2}], [{ cond=(NOT p0), acceptance={} source=1 dest: 1}], [{ cond=(NOT p1), acceptance={} source=2 dest: 2}]], initial=0, aps=[p0:(OR (LEQ 2 s620) (LEQ s486 s405)), p1:(LEQ 2 s620)], nbAcceptance=0, properties=[trans-labels, explicit-labels, trans-acc, no-univ-branch, stutter-sensitive, very-weak, weak, inherently-weak], stateDesc=[null, null, null][false, false, false]]
Product exploration explored 100000 steps with 0 reset in 3299 ms.
Product exploration explored 100000 steps with 0 reset in 3313 ms.
Computed a total of 1 stabilizing places and 1 stable transitions
Computed a total of 1 stabilizing places and 1 stable transitions
Knowledge obtained : [(AND p0 (NOT p1)), (X p0), (X (NOT p1)), (X (X p0)), (X (X (NOT p1)))]
False Knowledge obtained : []
Knowledge based reduction with 5 factoid took 201 ms. Reduced automaton from 3 states, 4 edges and 2 AP (stutter sensitive) to 2 states, 2 edges and 1 AP (stutter sensitive).
Stuttering acceptance computed with spot in 73 ms :[(NOT p1), (NOT p1)]
Incomplete random walk after 10000 steps, including 2 resets, run finished after 345 ms. (steps per millisecond=28 ) properties (out of 1) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 28 ms. (steps per millisecond=357 ) properties (out of 1) seen :0
Interrupted probabilistic random walk after 26142 steps, run timeout after 3001 ms. (steps per millisecond=8 ) properties seen :{}
Probabilistic random walk after 26142 steps, saw 23571 distinct states, run finished after 3002 ms. (steps per millisecond=8 ) properties seen :0
Running SMT prover for 1 properties.
[2023-03-16 04:14:50] [INFO ] Flow matrix only has 18326 transitions (discarded 13027 similar events)
[2023-03-16 04:14:50] [INFO ] Invariant cache hit.
[2023-03-16 04:14:50] [INFO ] [Real]Absence check using 13 positive place invariants in 6 ms returned sat
[2023-03-16 04:15:04] [INFO ] After 14198ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:1
[2023-03-16 04:15:04] [INFO ] [Nat]Absence check using 13 positive place invariants in 6 ms returned sat
[2023-03-16 04:15:18] [INFO ] After 14164ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :1
[2023-03-16 04:15:18] [INFO ] State equation strengthened by 829 read => feed constraints.
[2023-03-16 04:15:29] [INFO ] After 10649ms SMT Verify possible using 829 Read/Feed constraints in natural domain returned unsat :0 sat :0
[2023-03-16 04:15:29] [INFO ] After 25031ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :0
Parikh walk visited 0 properties in 10 ms.
Support contains 1 out of 627 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 627/627 places, 31353/31353 transitions.
Reduce places removed 1 places and 1 transitions.
Iterating global reduction 0 with 1 rules applied. Total rules applied 1 place count 626 transition count 31352
Applied a total of 1 rules in 334 ms. Remains 626 /627 variables (removed 1) and now considering 31352/31353 (removed 1) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 335 ms. Remains : 626/627 places, 31352/31353 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 379 ms. (steps per millisecond=26 ) properties (out of 1) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 34 ms. (steps per millisecond=294 ) properties (out of 1) seen :0
Interrupted probabilistic random walk after 25360 steps, run timeout after 3001 ms. (steps per millisecond=8 ) properties seen :{}
Probabilistic random walk after 25360 steps, saw 22889 distinct states, run finished after 3001 ms. (steps per millisecond=8 ) properties seen :0
Running SMT prover for 1 properties.
[2023-03-16 04:15:33] [INFO ] Flow matrix only has 18325 transitions (discarded 13027 similar events)
// Phase 1: matrix 18325 rows 626 cols
[2023-03-16 04:15:33] [INFO ] Computed 13 place invariants in 48 ms
[2023-03-16 04:15:33] [INFO ] [Real]Absence check using 13 positive place invariants in 6 ms returned sat
[2023-03-16 04:15:51] [INFO ] After 17949ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:1
[2023-03-16 04:15:51] [INFO ] [Nat]Absence check using 13 positive place invariants in 6 ms returned sat
[2023-03-16 04:16:09] [INFO ] After 17683ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :1
[2023-03-16 04:16:09] [INFO ] State equation strengthened by 268 read => feed constraints.
[2023-03-16 04:16:16] [INFO ] After 7153ms SMT Verify possible using 268 Read/Feed constraints in natural domain returned unsat :0 sat :0
[2023-03-16 04:16:16] [INFO ] After 25031ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :0
Parikh walk visited 0 properties in 7 ms.
Support contains 1 out of 626 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 626/626 places, 31352/31352 transitions.
Applied a total of 0 rules in 173 ms. Remains 626 /626 variables (removed 0) and now considering 31352/31352 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 173 ms. Remains : 626/626 places, 31352/31352 transitions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 626/626 places, 31352/31352 transitions.
Applied a total of 0 rules in 169 ms. Remains 626 /626 variables (removed 0) and now considering 31352/31352 (removed 0) transitions.
[2023-03-16 04:16:16] [INFO ] Flow matrix only has 18325 transitions (discarded 13027 similar events)
[2023-03-16 04:16:16] [INFO ] Invariant cache hit.
[2023-03-16 04:16:18] [INFO ] Implicit Places using invariants in 1748 ms returned []
Implicit Place search using SMT only with invariants took 1759 ms to find 0 implicit places.
[2023-03-16 04:16:18] [INFO ] Flow matrix only has 18325 transitions (discarded 13027 similar events)
[2023-03-16 04:16:18] [INFO ] Invariant cache hit.
[2023-03-16 04:16:27] [INFO ] Dead Transitions using invariants and state equation in 8905 ms found 0 transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 10836 ms. Remains : 626/626 places, 31352/31352 transitions.
Knowledge obtained : [(AND p0 (NOT p1)), (X p0), (X (NOT p1)), (X (X p0)), (X (X (NOT p1)))]
False Knowledge obtained : []
Knowledge based reduction with 5 factoid took 171 ms. Reduced automaton from 2 states, 2 edges and 1 AP (stutter sensitive) to 1 states, 1 edges and 1 AP (stutter insensitive).
Stuttering acceptance computed with spot in 31 ms :[(NOT p1)]
Stuttering acceptance computed with spot in 44 ms :[(NOT p1)]
[2023-03-16 04:16:27] [INFO ] Flow matrix only has 18326 transitions (discarded 13027 similar events)
// Phase 1: matrix 18326 rows 627 cols
[2023-03-16 04:16:27] [INFO ] Computed 13 place invariants in 51 ms
Could not prove EG (NOT p1)
Support contains 1 out of 627 places. Attempting structural reductions.
Property had overlarge support with respect to TGBA, discarding it for now.
Starting structural reductions in SI_LTL mode, iteration 0 : 627/627 places, 31353/31353 transitions.
Reduce places removed 1 places and 1 transitions.
Applied a total of 0 rules in 166 ms. Remains 626 /627 variables (removed 1) and now considering 31352/31353 (removed 1) transitions.
[2023-03-16 04:16:43] [INFO ] Flow matrix only has 18325 transitions (discarded 13027 similar events)
// Phase 1: matrix 18325 rows 626 cols
[2023-03-16 04:16:43] [INFO ] Computed 13 place invariants in 51 ms
[2023-03-16 04:16:45] [INFO ] Implicit Places using invariants in 2066 ms returned []
Implicit Place search using SMT only with invariants took 2067 ms to find 0 implicit places.
[2023-03-16 04:16:45] [INFO ] Flow matrix only has 18325 transitions (discarded 13027 similar events)
[2023-03-16 04:16:45] [INFO ] Invariant cache hit.
[2023-03-16 04:16:53] [INFO ] Dead Transitions using invariants and state equation in 8618 ms found 0 transitions.
Finished structural reductions in SI_LTL mode , in 1 iterations and 10852 ms. Remains : 626/627 places, 31352/31353 transitions.
Computed a total of 0 stabilizing places and 0 stable transitions
Computed a total of 0 stabilizing places and 0 stable transitions
Knowledge obtained : [(NOT p1), (X (NOT p1)), (X (X (NOT p1)))]
False Knowledge obtained : []
Knowledge based reduction with 3 factoid took 145 ms. Reduced automaton from 1 states, 1 edges and 1 AP (stutter insensitive) to 1 states, 1 edges and 1 AP (stutter insensitive).
Stuttering acceptance computed with spot in 43 ms :[(NOT p1)]
Incomplete random walk after 10000 steps, including 2 resets, run finished after 358 ms. (steps per millisecond=27 ) properties (out of 1) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 29 ms. (steps per millisecond=344 ) properties (out of 1) seen :0
Interrupted probabilistic random walk after 25514 steps, run timeout after 3001 ms. (steps per millisecond=8 ) properties seen :{}
Probabilistic random walk after 25514 steps, saw 23029 distinct states, run finished after 3001 ms. (steps per millisecond=8 ) properties seen :0
Running SMT prover for 1 properties.
[2023-03-16 04:16:57] [INFO ] Flow matrix only has 18325 transitions (discarded 13027 similar events)
[2023-03-16 04:16:57] [INFO ] Invariant cache hit.
[2023-03-16 04:16:57] [INFO ] [Real]Absence check using 13 positive place invariants in 6 ms returned sat
[2023-03-16 04:17:15] [INFO ] After 18229ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:1
[2023-03-16 04:17:15] [INFO ] [Nat]Absence check using 13 positive place invariants in 6 ms returned sat
[2023-03-16 04:17:34] [INFO ] After 19025ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :1
[2023-03-16 04:17:35] [INFO ] State equation strengthened by 268 read => feed constraints.
[2023-03-16 04:17:40] [INFO ] After 5815ms SMT Verify possible using 268 Read/Feed constraints in natural domain returned unsat :0 sat :0
[2023-03-16 04:17:40] [INFO ] After 25032ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :0
Parikh walk visited 0 properties in 11 ms.
Support contains 1 out of 626 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 626/626 places, 31352/31352 transitions.
Applied a total of 0 rules in 170 ms. Remains 626 /626 variables (removed 0) and now considering 31352/31352 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 171 ms. Remains : 626/626 places, 31352/31352 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 278 ms. (steps per millisecond=35 ) properties (out of 1) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 23 ms. (steps per millisecond=434 ) properties (out of 1) seen :0
Interrupted probabilistic random walk after 26013 steps, run timeout after 3001 ms. (steps per millisecond=8 ) properties seen :{}
Probabilistic random walk after 26013 steps, saw 23467 distinct states, run finished after 3001 ms. (steps per millisecond=8 ) properties seen :0
Running SMT prover for 1 properties.
[2023-03-16 04:17:44] [INFO ] Flow matrix only has 18325 transitions (discarded 13027 similar events)
[2023-03-16 04:17:44] [INFO ] Invariant cache hit.
[2023-03-16 04:17:44] [INFO ] [Real]Absence check using 13 positive place invariants in 5 ms returned sat
[2023-03-16 04:18:01] [INFO ] After 17232ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:1
[2023-03-16 04:18:01] [INFO ] [Nat]Absence check using 13 positive place invariants in 6 ms returned sat
[2023-03-16 04:18:19] [INFO ] After 17979ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :1
[2023-03-16 04:18:19] [INFO ] State equation strengthened by 268 read => feed constraints.
[2023-03-16 04:18:26] [INFO ] After 6861ms SMT Verify possible using 268 Read/Feed constraints in natural domain returned unsat :0 sat :0
[2023-03-16 04:18:26] [INFO ] After 25048ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :0
Parikh walk visited 0 properties in 14 ms.
Support contains 1 out of 626 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 626/626 places, 31352/31352 transitions.
Applied a total of 0 rules in 161 ms. Remains 626 /626 variables (removed 0) and now considering 31352/31352 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 161 ms. Remains : 626/626 places, 31352/31352 transitions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 626/626 places, 31352/31352 transitions.
Applied a total of 0 rules in 158 ms. Remains 626 /626 variables (removed 0) and now considering 31352/31352 (removed 0) transitions.
[2023-03-16 04:18:27] [INFO ] Flow matrix only has 18325 transitions (discarded 13027 similar events)
[2023-03-16 04:18:27] [INFO ] Invariant cache hit.
[2023-03-16 04:18:28] [INFO ] Implicit Places using invariants in 1830 ms returned []
Implicit Place search using SMT only with invariants took 1846 ms to find 0 implicit places.
[2023-03-16 04:18:28] [INFO ] Flow matrix only has 18325 transitions (discarded 13027 similar events)
[2023-03-16 04:18:28] [INFO ] Invariant cache hit.
[2023-03-16 04:18:37] [INFO ] Dead Transitions using invariants and state equation in 8217 ms found 0 transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 10227 ms. Remains : 626/626 places, 31352/31352 transitions.
Knowledge obtained : [(NOT p1), (X (NOT p1)), (X (X (NOT p1)))]
False Knowledge obtained : []
Knowledge based reduction with 3 factoid took 107 ms. Reduced automaton from 1 states, 1 edges and 1 AP (stutter insensitive) to 1 states, 1 edges and 1 AP (stutter insensitive).
Stuttering acceptance computed with spot in 35 ms :[(NOT p1)]
Stuttering acceptance computed with spot in 30 ms :[(NOT p1)]
[2023-03-16 04:18:37] [INFO ] Flow matrix only has 18325 transitions (discarded 13027 similar events)
[2023-03-16 04:18:37] [INFO ] Invariant cache hit.
Could not prove EG (NOT p1)
Stuttering acceptance computed with spot in 44 ms :[(NOT p1)]
Product exploration explored 100000 steps with 0 reset in 3266 ms.
Product exploration explored 100000 steps with 0 reset in 3168 ms.
Support contains 1 out of 626 places. Attempting structural reductions.
Starting structural reductions in SI_LTL mode, iteration 0 : 626/626 places, 31352/31352 transitions.
Applied a total of 0 rules in 154 ms. Remains 626 /626 variables (removed 0) and now considering 31352/31352 (removed 0) transitions.
[2023-03-16 04:18:59] [INFO ] Flow matrix only has 18325 transitions (discarded 13027 similar events)
[2023-03-16 04:18:59] [INFO ] Invariant cache hit.
[2023-03-16 04:19:00] [INFO ] Implicit Places using invariants in 1757 ms returned []
Implicit Place search using SMT only with invariants took 1775 ms to find 0 implicit places.
[2023-03-16 04:19:00] [INFO ] Flow matrix only has 18325 transitions (discarded 13027 similar events)
[2023-03-16 04:19:00] [INFO ] Invariant cache hit.
[2023-03-16 04:19:09] [INFO ] Dead Transitions using invariants and state equation in 9082 ms found 0 transitions.
Finished structural reductions in SI_LTL mode , in 1 iterations and 11016 ms. Remains : 626/626 places, 31352/31352 transitions.
Treatment of property RERS17pb113-PT-5-LTLCardinality-13 finished in 282574 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(X((X((p1&&(p2 U p3)))&&p0)))'
Support contains 6 out of 627 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 627/627 places, 31353/31353 transitions.
Applied a total of 0 rules in 69 ms. Remains 627 /627 variables (removed 0) and now considering 31353/31353 (removed 0) transitions.
[2023-03-16 04:19:11] [INFO ] Flow matrix only has 18326 transitions (discarded 13027 similar events)
// Phase 1: matrix 18326 rows 627 cols
[2023-03-16 04:19:11] [INFO ] Computed 13 place invariants in 51 ms
[2023-03-16 04:19:13] [INFO ] Implicit Places using invariants in 1900 ms returned []
Implicit Place search using SMT only with invariants took 1912 ms to find 0 implicit places.
[2023-03-16 04:19:13] [INFO ] Flow matrix only has 18326 transitions (discarded 13027 similar events)
[2023-03-16 04:19:13] [INFO ] Invariant cache hit.
[2023-03-16 04:19:22] [INFO ] Dead Transitions using invariants and state equation in 9088 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 11088 ms. Remains : 627/627 places, 31353/31353 transitions.
Stuttering acceptance computed with spot in 193 ms :[(NOT p3), (OR (NOT p3) (NOT p1)), (OR (NOT p3) (NOT p0) (NOT p1)), (OR (NOT p3) (NOT p1) (NOT p0)), true]
Running random walk in product with property : RERS17pb113-PT-5-LTLCardinality-14 automaton TGBA Formula[mat=[[{ cond=(AND (NOT p3) p2), acceptance={0} source=0 dest: 0}, { cond=(AND (NOT p3) (NOT p2)), acceptance={0} source=0 dest: 4}], [{ cond=(AND p1 (NOT p3) p2), acceptance={} source=1 dest: 0}, { cond=(OR (NOT p1) (AND (NOT p3) (NOT p2))), acceptance={} source=1 dest: 4}], [{ cond=p0, acceptance={} source=2 dest: 1}, { cond=(NOT p0), acceptance={} source=2 dest: 4}], [{ cond=true, acceptance={} source=3 dest: 2}], [{ cond=true, acceptance={0} source=4 dest: 4}]], initial=3, aps=[p3:(LEQ 3 s96), p2:(GT 1 s362), p1:(LEQ s144 s458), p0:(AND (GT 1 s38) (LEQ 3 s416))], nbAcceptance=1, properties=[trans-labels, explicit-labels, trans-acc, deterministic, no-univ-branch, unambiguous, semi-deterministic, stutter-sensitive, very-weak, weak, inherently-weak], stateDesc=[null, null, null, null, null][false, false, false, false, false]]
Entered a terminal (fully accepting) state of product in 1 steps with 0 reset in 1 ms.
FORMULA RERS17pb113-PT-5-LTLCardinality-14 FALSE TECHNIQUES STUTTER_TEST
Treatment of property RERS17pb113-PT-5-LTLCardinality-14 finished in 11395 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(F((G(p0)||(p0&&G(F(p1))))))'
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(X((X(X(G(p0))) U G(F((!X(p0) U p1))))))'
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(X(G((F((p0&&F(p1))) U p1))))'
Found a Lengthening insensitive property : RERS17pb113-PT-5-LTLCardinality-03
Stuttering acceptance computed with spot in 188 ms :[(NOT p1), (NOT p1), (OR (NOT p0) (NOT p1)), (NOT p1), (NOT p1)]
Support contains 2 out of 627 places. Attempting structural reductions.
Starting structural reductions in LI_LTL mode, iteration 0 : 627/627 places, 31353/31353 transitions.
Reduce places removed 1 places and 1 transitions.
Applied a total of 0 rules in 201 ms. Remains 626 /627 variables (removed 1) and now considering 31352/31353 (removed 1) transitions.
[2023-03-16 04:19:23] [INFO ] Flow matrix only has 18325 transitions (discarded 13027 similar events)
// Phase 1: matrix 18325 rows 626 cols
[2023-03-16 04:19:23] [INFO ] Computed 13 place invariants in 41 ms
[2023-03-16 04:19:24] [INFO ] Implicit Places using invariants in 1799 ms returned []
Implicit Place search using SMT only with invariants took 1813 ms to find 0 implicit places.
[2023-03-16 04:19:24] [INFO ] Flow matrix only has 18325 transitions (discarded 13027 similar events)
[2023-03-16 04:19:24] [INFO ] Invariant cache hit.
[2023-03-16 04:19:33] [INFO ] Dead Transitions using invariants and state equation in 9040 ms found 0 transitions.
Finished structural reductions in LI_LTL mode , in 1 iterations and 11082 ms. Remains : 626/627 places, 31352/31353 transitions.
Running random walk in product with property : RERS17pb113-PT-5-LTLCardinality-03 automaton TGBA Formula[mat=[[{ cond=true, acceptance={} source=0 dest: 1}], [{ cond=true, acceptance={} source=1 dest: 1}, { cond=(AND (NOT p1) (NOT p0)), acceptance={} source=1 dest: 2}, { cond=(NOT p1), acceptance={} source=1 dest: 3}], [{ cond=(NOT p0), acceptance={0} source=2 dest: 2}, { cond=(AND (NOT p1) p0), acceptance={0} source=2 dest: 4}], [{ cond=(AND (NOT p1) (NOT p0)), acceptance={0} source=3 dest: 2}, { cond=(NOT p1), acceptance={0} source=3 dest: 3}], [{ cond=(NOT p1), acceptance={0} source=4 dest: 4}]], initial=0, aps=[p1:(LEQ 2 s530), p0:(LEQ 3 s589)], nbAcceptance=1, properties=[trans-labels, explicit-labels, trans-acc, no-univ-branch, stutter-sensitive, very-weak, weak, inherently-weak, sl-invariant], stateDesc=[null, null, null, null, null][false, false, false, false, false]]
Product exploration explored 100000 steps with 0 reset in 3052 ms.
Product exploration explored 100000 steps with 0 reset in 3126 ms.
Computed a total of 0 stabilizing places and 0 stable transitions
Computed a total of 0 stabilizing places and 0 stable transitions
Knowledge obtained : [(AND (NOT p1) (NOT p0)), (X (AND (NOT p1) (NOT p0))), (X (NOT p1)), (X (X (NOT p0))), true, (X (X (AND (NOT p1) (NOT p0)))), (X (X (NOT (AND (NOT p1) p0)))), (X (X (NOT p1)))]
False Knowledge obtained : []
Knowledge sufficient to adopt a stutter insensitive property.
Knowledge based reduction with 8 factoid took 424 ms. Reduced automaton from 5 states, 9 edges and 2 AP (stutter sensitive) to 5 states, 11 edges and 2 AP (stutter sensitive).
Stuttering acceptance computed with spot in 205 ms :[(OR (NOT p0) (NOT p1)), (NOT p1), (OR (NOT p0) (NOT p1)), (NOT p1), (NOT p1)]
Incomplete random walk after 10000 steps, including 2 resets, run finished after 429 ms. (steps per millisecond=23 ) properties (out of 4) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 32 ms. (steps per millisecond=312 ) properties (out of 4) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 54 ms. (steps per millisecond=185 ) properties (out of 4) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 44 ms. (steps per millisecond=227 ) properties (out of 4) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 32 ms. (steps per millisecond=312 ) properties (out of 4) seen :0
Interrupted probabilistic random walk after 24847 steps, run timeout after 3001 ms. (steps per millisecond=8 ) properties seen :{}
Probabilistic random walk after 24847 steps, saw 22427 distinct states, run finished after 3002 ms. (steps per millisecond=8 ) properties seen :0
Running SMT prover for 4 properties.
[2023-03-16 04:19:44] [INFO ] Flow matrix only has 18325 transitions (discarded 13027 similar events)
[2023-03-16 04:19:44] [INFO ] Invariant cache hit.
[2023-03-16 04:19:44] [INFO ] [Real]Absence check using 13 positive place invariants in 8 ms returned sat
[2023-03-16 04:20:03] [INFO ] After 18811ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:4
[2023-03-16 04:20:03] [INFO ] [Nat]Absence check using 13 positive place invariants in 7 ms returned sat
[2023-03-16 04:20:22] [INFO ] After 19337ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :4
[2023-03-16 04:20:23] [INFO ] State equation strengthened by 268 read => feed constraints.
[2023-03-16 04:20:28] [INFO ] After 5457ms SMT Verify possible using 268 Read/Feed constraints in natural domain returned unsat :0 sat :3
[2023-03-16 04:20:28] [INFO ] After 5458ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :3
Attempting to minimize the solution found.
Minimization took 4 ms.
[2023-03-16 04:20:28] [INFO ] After 25047ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :3
Parikh walk visited 0 properties in 21 ms.
Support contains 2 out of 626 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 626/626 places, 31352/31352 transitions.
Applied a total of 0 rules in 171 ms. Remains 626 /626 variables (removed 0) and now considering 31352/31352 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 171 ms. Remains : 626/626 places, 31352/31352 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 496 ms. (steps per millisecond=20 ) properties (out of 4) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 38 ms. (steps per millisecond=263 ) properties (out of 4) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 38 ms. (steps per millisecond=263 ) properties (out of 4) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 31 ms. (steps per millisecond=322 ) properties (out of 4) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 38 ms. (steps per millisecond=263 ) properties (out of 4) seen :0
Interrupted probabilistic random walk after 23356 steps, run timeout after 3002 ms. (steps per millisecond=7 ) properties seen :{}
Probabilistic random walk after 23356 steps, saw 21105 distinct states, run finished after 3002 ms. (steps per millisecond=7 ) properties seen :0
Running SMT prover for 4 properties.
[2023-03-16 04:20:32] [INFO ] Flow matrix only has 18325 transitions (discarded 13027 similar events)
[2023-03-16 04:20:32] [INFO ] Invariant cache hit.
[2023-03-16 04:20:32] [INFO ] [Real]Absence check using 13 positive place invariants in 6 ms returned sat
[2023-03-16 04:20:50] [INFO ] After 18271ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:4
[2023-03-16 04:20:50] [INFO ] [Nat]Absence check using 13 positive place invariants in 7 ms returned sat
[2023-03-16 04:21:10] [INFO ] After 19491ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :4
[2023-03-16 04:21:10] [INFO ] State equation strengthened by 268 read => feed constraints.
[2023-03-16 04:21:15] [INFO ] After 5312ms SMT Verify possible using 268 Read/Feed constraints in natural domain returned unsat :0 sat :3
[2023-03-16 04:21:15] [INFO ] After 5313ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :3
Attempting to minimize the solution found.
Minimization took 5 ms.
[2023-03-16 04:21:15] [INFO ] After 25041ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :3
Parikh walk visited 0 properties in 18 ms.
Support contains 2 out of 626 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 626/626 places, 31352/31352 transitions.
Applied a total of 0 rules in 152 ms. Remains 626 /626 variables (removed 0) and now considering 31352/31352 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 152 ms. Remains : 626/626 places, 31352/31352 transitions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 626/626 places, 31352/31352 transitions.
Applied a total of 0 rules in 152 ms. Remains 626 /626 variables (removed 0) and now considering 31352/31352 (removed 0) transitions.
[2023-03-16 04:21:16] [INFO ] Flow matrix only has 18325 transitions (discarded 13027 similar events)
[2023-03-16 04:21:16] [INFO ] Invariant cache hit.
[2023-03-16 04:21:17] [INFO ] Implicit Places using invariants in 1841 ms returned []
Implicit Place search using SMT only with invariants took 1841 ms to find 0 implicit places.
[2023-03-16 04:21:17] [INFO ] Flow matrix only has 18325 transitions (discarded 13027 similar events)
[2023-03-16 04:21:17] [INFO ] Invariant cache hit.
[2023-03-16 04:21:27] [INFO ] Dead Transitions using invariants and state equation in 9080 ms found 0 transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 11076 ms. Remains : 626/626 places, 31352/31352 transitions.
Knowledge obtained : [(AND (NOT p1) (NOT p0)), (X (AND (NOT p1) (NOT p0))), (X (NOT p1)), (X (X (NOT p0))), true, (X (X (AND (NOT p1) (NOT p0)))), (X (X (NOT (AND (NOT p1) p0)))), (X (X (NOT p1)))]
False Knowledge obtained : []
Knowledge based reduction with 8 factoid took 294 ms. Reduced automaton from 5 states, 11 edges and 2 AP (stutter sensitive) to 5 states, 11 edges and 2 AP (stutter sensitive).
Stuttering acceptance computed with spot in 206 ms :[(OR (NOT p0) (NOT p1)), (NOT p1), (OR (NOT p0) (NOT p1)), (NOT p1), (NOT p1)]
Stuttering acceptance computed with spot in 169 ms :[(OR (NOT p0) (NOT p1)), (NOT p1), (OR (NOT p0) (NOT p1)), (NOT p1), (NOT p1)]
[2023-03-16 04:21:27] [INFO ] Flow matrix only has 18325 transitions (discarded 13027 similar events)
[2023-03-16 04:21:27] [INFO ] Invariant cache hit.
Could not prove EG (NOT p0)
[2023-03-16 04:21:42] [INFO ] Flow matrix only has 18325 transitions (discarded 13027 similar events)
[2023-03-16 04:21:42] [INFO ] Invariant cache hit.
Could not prove EG (NOT p1)
Support contains 2 out of 626 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 626/626 places, 31352/31352 transitions.
Applied a total of 0 rules in 68 ms. Remains 626 /626 variables (removed 0) and now considering 31352/31352 (removed 0) transitions.
[2023-03-16 04:21:58] [INFO ] Flow matrix only has 18325 transitions (discarded 13027 similar events)
[2023-03-16 04:21:58] [INFO ] Invariant cache hit.
[2023-03-16 04:21:59] [INFO ] Implicit Places using invariants in 1952 ms returned []
Implicit Place search using SMT only with invariants took 1953 ms to find 0 implicit places.
[2023-03-16 04:21:59] [INFO ] Flow matrix only has 18325 transitions (discarded 13027 similar events)
[2023-03-16 04:22:00] [INFO ] Invariant cache hit.
[2023-03-16 04:22:08] [INFO ] Dead Transitions using invariants and state equation in 8434 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 10457 ms. Remains : 626/626 places, 31352/31352 transitions.
Computed a total of 0 stabilizing places and 0 stable transitions
Computed a total of 0 stabilizing places and 0 stable transitions
Knowledge obtained : [(AND (NOT p0) (NOT p1)), (X (NOT p0)), (X (NOT p1)), (X (NOT (AND p0 (NOT p1)))), (X (AND (NOT p0) (NOT p1))), (X (X (NOT p0))), true, (X (X (NOT p1))), (X (X (NOT (AND p0 (NOT p1))))), (X (X (AND (NOT p0) (NOT p1))))]
False Knowledge obtained : []
Knowledge based reduction with 10 factoid took 402 ms. Reduced automaton from 5 states, 11 edges and 2 AP (stutter sensitive) to 5 states, 11 edges and 2 AP (stutter sensitive).
Stuttering acceptance computed with spot in 190 ms :[(OR (NOT p0) (NOT p1)), (NOT p1), (OR (NOT p0) (NOT p1)), (NOT p1), (NOT p1)]
Incomplete random walk after 10000 steps, including 2 resets, run finished after 493 ms. (steps per millisecond=20 ) properties (out of 4) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 39 ms. (steps per millisecond=256 ) properties (out of 4) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 38 ms. (steps per millisecond=263 ) properties (out of 4) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 37 ms. (steps per millisecond=270 ) properties (out of 4) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 38 ms. (steps per millisecond=263 ) properties (out of 4) seen :0
Interrupted probabilistic random walk after 24975 steps, run timeout after 3001 ms. (steps per millisecond=8 ) properties seen :{}
Probabilistic random walk after 24975 steps, saw 22542 distinct states, run finished after 3001 ms. (steps per millisecond=8 ) properties seen :0
Running SMT prover for 4 properties.
[2023-03-16 04:22:12] [INFO ] Flow matrix only has 18325 transitions (discarded 13027 similar events)
[2023-03-16 04:22:12] [INFO ] Invariant cache hit.
[2023-03-16 04:22:13] [INFO ] [Real]Absence check using 13 positive place invariants in 6 ms returned sat
[2023-03-16 04:22:31] [INFO ] After 18058ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:4
[2023-03-16 04:22:31] [INFO ] [Nat]Absence check using 13 positive place invariants in 8 ms returned sat
[2023-03-16 04:22:53] [INFO ] After 22072ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :4
[2023-03-16 04:22:53] [INFO ] State equation strengthened by 268 read => feed constraints.
[2023-03-16 04:22:56] [INFO ] After 2713ms SMT Verify possible using 268 Read/Feed constraints in natural domain returned unsat :0 sat :3
[2023-03-16 04:22:56] [INFO ] After 2714ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :3
Attempting to minimize the solution found.
Minimization took 6 ms.
[2023-03-16 04:22:56] [INFO ] After 25033ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :3
Parikh walk visited 0 properties in 16 ms.
Support contains 2 out of 626 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 626/626 places, 31352/31352 transitions.
Applied a total of 0 rules in 164 ms. Remains 626 /626 variables (removed 0) and now considering 31352/31352 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 164 ms. Remains : 626/626 places, 31352/31352 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 457 ms. (steps per millisecond=21 ) properties (out of 4) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 30 ms. (steps per millisecond=333 ) properties (out of 4) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 29 ms. (steps per millisecond=344 ) properties (out of 4) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 29 ms. (steps per millisecond=344 ) properties (out of 4) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 29 ms. (steps per millisecond=344 ) properties (out of 4) seen :0
Interrupted probabilistic random walk after 25466 steps, run timeout after 3002 ms. (steps per millisecond=8 ) properties seen :{}
Probabilistic random walk after 25466 steps, saw 22985 distinct states, run finished after 3002 ms. (steps per millisecond=8 ) properties seen :0
Running SMT prover for 4 properties.
[2023-03-16 04:22:59] [INFO ] Flow matrix only has 18325 transitions (discarded 13027 similar events)
[2023-03-16 04:22:59] [INFO ] Invariant cache hit.
[2023-03-16 04:22:59] [INFO ] [Real]Absence check using 13 positive place invariants in 7 ms returned sat
[2023-03-16 04:23:17] [INFO ] After 17732ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:4
[2023-03-16 04:23:17] [INFO ] [Nat]Absence check using 13 positive place invariants in 6 ms returned sat
[2023-03-16 04:23:35] [INFO ] After 18257ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :4
[2023-03-16 04:23:36] [INFO ] State equation strengthened by 268 read => feed constraints.
[2023-03-16 04:23:42] [INFO ] After 6556ms SMT Verify possible using 268 Read/Feed constraints in natural domain returned unsat :0 sat :3
[2023-03-16 04:23:42] [INFO ] After 6562ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :3
Attempting to minimize the solution found.
Minimization took 4 ms.
[2023-03-16 04:23:42] [INFO ] After 25048ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :3
Parikh walk visited 0 properties in 23 ms.
Support contains 2 out of 626 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 626/626 places, 31352/31352 transitions.
Applied a total of 0 rules in 176 ms. Remains 626 /626 variables (removed 0) and now considering 31352/31352 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 176 ms. Remains : 626/626 places, 31352/31352 transitions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 626/626 places, 31352/31352 transitions.
Applied a total of 0 rules in 176 ms. Remains 626 /626 variables (removed 0) and now considering 31352/31352 (removed 0) transitions.
[2023-03-16 04:23:43] [INFO ] Flow matrix only has 18325 transitions (discarded 13027 similar events)
[2023-03-16 04:23:43] [INFO ] Invariant cache hit.
[2023-03-16 04:23:44] [INFO ] Implicit Places using invariants in 1801 ms returned []
Implicit Place search using SMT only with invariants took 1814 ms to find 0 implicit places.
[2023-03-16 04:23:44] [INFO ] Flow matrix only has 18325 transitions (discarded 13027 similar events)
[2023-03-16 04:23:44] [INFO ] Invariant cache hit.
[2023-03-16 04:23:53] [INFO ] Dead Transitions using invariants and state equation in 8185 ms found 0 transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 10180 ms. Remains : 626/626 places, 31352/31352 transitions.
Knowledge obtained : [(AND (NOT p0) (NOT p1)), (X (NOT p0)), (X (NOT p1)), (X (NOT (AND p0 (NOT p1)))), (X (AND (NOT p0) (NOT p1))), (X (X (NOT p0))), true, (X (X (NOT p1))), (X (X (NOT (AND p0 (NOT p1))))), (X (X (AND (NOT p0) (NOT p1))))]
False Knowledge obtained : []
Knowledge based reduction with 10 factoid took 384 ms. Reduced automaton from 5 states, 11 edges and 2 AP (stutter sensitive) to 5 states, 11 edges and 2 AP (stutter sensitive).
Stuttering acceptance computed with spot in 202 ms :[(OR (NOT p0) (NOT p1)), (NOT p1), (OR (NOT p0) (NOT p1)), (NOT p1), (NOT p1)]
Stuttering acceptance computed with spot in 195 ms :[(OR (NOT p0) (NOT p1)), (NOT p1), (OR (NOT p0) (NOT p1)), (NOT p1), (NOT p1)]
[2023-03-16 04:23:53] [INFO ] Flow matrix only has 18325 transitions (discarded 13027 similar events)
[2023-03-16 04:23:53] [INFO ] Invariant cache hit.
Could not prove EG (NOT p0)
[2023-03-16 04:24:09] [INFO ] Flow matrix only has 18325 transitions (discarded 13027 similar events)
[2023-03-16 04:24:09] [INFO ] Invariant cache hit.
Could not prove EG (NOT p1)
Stuttering acceptance computed with spot in 165 ms :[(OR (NOT p0) (NOT p1)), (NOT p1), (OR (NOT p0) (NOT p1)), (NOT p1), (NOT p1)]
Product exploration explored 100000 steps with 0 reset in 2957 ms.
Product exploration explored 100000 steps with 0 reset in 3116 ms.
Applying partial POR strategy [false, true, true, true, true]
Stuttering acceptance computed with spot in 195 ms :[(OR (NOT p0) (NOT p1)), (NOT p1), (OR (NOT p0) (NOT p1)), (NOT p1), (NOT p1)]
Support contains 2 out of 626 places. Attempting structural reductions.
Starting structural reductions in SI_LTL mode, iteration 0 : 626/626 places, 31352/31352 transitions.
Applied a total of 0 rules in 147 ms. Remains 626 /626 variables (removed 0) and now considering 31352/31352 (removed 0) transitions.
[2023-03-16 04:24:30] [INFO ] Flow matrix only has 18325 transitions (discarded 13027 similar events)
[2023-03-16 04:24:30] [INFO ] Invariant cache hit.
[2023-03-16 04:24:39] [INFO ] Dead Transitions using invariants and state equation in 8804 ms found 0 transitions.
Finished structural reductions in SI_LTL mode , in 1 iterations and 8953 ms. Remains : 626/626 places, 31352/31352 transitions.
Support contains 2 out of 626 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 626/626 places, 31352/31352 transitions.
Applied a total of 0 rules in 70 ms. Remains 626 /626 variables (removed 0) and now considering 31352/31352 (removed 0) transitions.
[2023-03-16 04:24:39] [INFO ] Flow matrix only has 18325 transitions (discarded 13027 similar events)
[2023-03-16 04:24:39] [INFO ] Invariant cache hit.
[2023-03-16 04:24:41] [INFO ] Implicit Places using invariants in 1823 ms returned []
Implicit Place search using SMT only with invariants took 1824 ms to find 0 implicit places.
[2023-03-16 04:24:41] [INFO ] Flow matrix only has 18325 transitions (discarded 13027 similar events)
[2023-03-16 04:24:41] [INFO ] Invariant cache hit.
[2023-03-16 04:24:49] [INFO ] Dead Transitions using invariants and state equation in 8215 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 10111 ms. Remains : 626/626 places, 31352/31352 transitions.
Treatment of property RERS17pb113-PT-5-LTLCardinality-03 finished in 328047 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(F(G(p0)))'
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(F(G(p0)))'
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(F(p0))'
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!((F(p0)&&X(F(p1))))'
Found a Shortening insensitive property : RERS17pb113-PT-5-LTLCardinality-13
Stuttering acceptance computed with spot in 119 ms :[(OR (NOT p0) (NOT p1)), (NOT p0), (NOT p1)]
Support contains 3 out of 627 places. Attempting structural reductions.
Starting structural reductions in LI_LTL mode, iteration 0 : 627/627 places, 31353/31353 transitions.
Reduce places removed 1 places and 1 transitions.
Applied a total of 0 rules in 194 ms. Remains 626 /627 variables (removed 1) and now considering 31352/31353 (removed 1) transitions.
[2023-03-16 04:24:51] [INFO ] Flow matrix only has 18325 transitions (discarded 13027 similar events)
[2023-03-16 04:24:51] [INFO ] Invariant cache hit.
[2023-03-16 04:24:53] [INFO ] Implicit Places using invariants in 1850 ms returned []
Implicit Place search using SMT only with invariants took 1854 ms to find 0 implicit places.
[2023-03-16 04:24:53] [INFO ] Flow matrix only has 18325 transitions (discarded 13027 similar events)
[2023-03-16 04:24:53] [INFO ] Invariant cache hit.
[2023-03-16 04:25:01] [INFO ] Dead Transitions using invariants and state equation in 8694 ms found 0 transitions.
Finished structural reductions in LI_LTL mode , in 1 iterations and 10745 ms. Remains : 626/627 places, 31352/31353 transitions.
Running random walk in product with property : RERS17pb113-PT-5-LTLCardinality-13 automaton TGBA Formula[mat=[[{ cond=(NOT p0), acceptance={} source=0 dest: 1}, { cond=true, acceptance={} source=0 dest: 2}], [{ cond=(NOT p0), acceptance={} source=1 dest: 1}], [{ cond=(NOT p1), acceptance={} source=2 dest: 2}]], initial=0, aps=[p0:(OR (LEQ 2 s619) (LEQ s486 s405)), p1:(LEQ 2 s619)], nbAcceptance=0, properties=[trans-labels, explicit-labels, trans-acc, no-univ-branch, stutter-sensitive, very-weak, weak, inherently-weak, cl-invariant], stateDesc=[null, null, null][false, false, false]]
Product exploration explored 100000 steps with 1 reset in 3245 ms.
Product exploration explored 100000 steps with 0 reset in 3139 ms.
Computed a total of 0 stabilizing places and 0 stable transitions
Computed a total of 0 stabilizing places and 0 stable transitions
Knowledge obtained : [(AND p0 (NOT p1)), (X p0), (X (NOT p1)), (X (X p0)), (X (X (NOT p1)))]
False Knowledge obtained : []
Knowledge based reduction with 5 factoid took 191 ms. Reduced automaton from 3 states, 4 edges and 2 AP (stutter sensitive) to 2 states, 2 edges and 1 AP (stutter sensitive).
Stuttering acceptance computed with spot in 82 ms :[(NOT p1), (NOT p1)]
Incomplete random walk after 10000 steps, including 2 resets, run finished after 410 ms. (steps per millisecond=24 ) properties (out of 1) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 23 ms. (steps per millisecond=434 ) properties (out of 1) seen :0
Interrupted probabilistic random walk after 25836 steps, run timeout after 3002 ms. (steps per millisecond=8 ) properties seen :{}
Probabilistic random walk after 25836 steps, saw 23316 distinct states, run finished after 3002 ms. (steps per millisecond=8 ) properties seen :0
Running SMT prover for 1 properties.
[2023-03-16 04:25:12] [INFO ] Flow matrix only has 18325 transitions (discarded 13027 similar events)
[2023-03-16 04:25:12] [INFO ] Invariant cache hit.
[2023-03-16 04:25:12] [INFO ] [Real]Absence check using 13 positive place invariants in 5 ms returned sat
[2023-03-16 04:25:30] [INFO ] After 18116ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:1
[2023-03-16 04:25:30] [INFO ] [Nat]Absence check using 13 positive place invariants in 6 ms returned sat
[2023-03-16 04:25:47] [INFO ] After 17050ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :1
[2023-03-16 04:25:47] [INFO ] State equation strengthened by 268 read => feed constraints.
[2023-03-16 04:25:55] [INFO ] After 7790ms SMT Verify possible using 268 Read/Feed constraints in natural domain returned unsat :0 sat :0
[2023-03-16 04:25:55] [INFO ] After 25030ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :0
Parikh walk visited 0 properties in 6 ms.
Support contains 1 out of 626 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 626/626 places, 31352/31352 transitions.
Applied a total of 0 rules in 168 ms. Remains 626 /626 variables (removed 0) and now considering 31352/31352 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 168 ms. Remains : 626/626 places, 31352/31352 transitions.
Finished random walk after 4739 steps, including 1 resets, run visited all 1 properties in 116 ms. (steps per millisecond=40 )
Knowledge obtained : [(AND p0 (NOT p1)), (X p0), (X (NOT p1)), (X (X p0)), (X (X (NOT p1)))]
False Knowledge obtained : [(F p1)]
Knowledge based reduction with 5 factoid took 197 ms. Reduced automaton from 2 states, 2 edges and 1 AP (stutter sensitive) to 1 states, 1 edges and 1 AP (stutter insensitive).
Stuttering acceptance computed with spot in 32 ms :[(NOT p1)]
Stuttering acceptance computed with spot in 40 ms :[(NOT p1)]
[2023-03-16 04:25:56] [INFO ] Flow matrix only has 18325 transitions (discarded 13027 similar events)
[2023-03-16 04:25:56] [INFO ] Invariant cache hit.
Could not prove EG (NOT p1)
Support contains 1 out of 626 places. Attempting structural reductions.
Property had overlarge support with respect to TGBA, discarding it for now.
Starting structural reductions in SI_LTL mode, iteration 0 : 626/626 places, 31352/31352 transitions.
Applied a total of 0 rules in 149 ms. Remains 626 /626 variables (removed 0) and now considering 31352/31352 (removed 0) transitions.
[2023-03-16 04:26:11] [INFO ] Flow matrix only has 18325 transitions (discarded 13027 similar events)
[2023-03-16 04:26:11] [INFO ] Invariant cache hit.
[2023-03-16 04:26:13] [INFO ] Implicit Places using invariants in 1833 ms returned []
Implicit Place search using SMT only with invariants took 1834 ms to find 0 implicit places.
[2023-03-16 04:26:13] [INFO ] Flow matrix only has 18325 transitions (discarded 13027 similar events)
[2023-03-16 04:26:13] [INFO ] Invariant cache hit.
[2023-03-16 04:26:21] [INFO ] Dead Transitions using invariants and state equation in 8263 ms found 0 transitions.
Finished structural reductions in SI_LTL mode , in 1 iterations and 10251 ms. Remains : 626/626 places, 31352/31352 transitions.
Computed a total of 0 stabilizing places and 0 stable transitions
Computed a total of 0 stabilizing places and 0 stable transitions
Knowledge obtained : [(NOT p1), (X (NOT p1)), (X (X (NOT p1)))]
False Knowledge obtained : []
Knowledge based reduction with 3 factoid took 129 ms. Reduced automaton from 1 states, 1 edges and 1 AP (stutter insensitive) to 1 states, 1 edges and 1 AP (stutter insensitive).
Stuttering acceptance computed with spot in 36 ms :[(NOT p1)]
Incomplete random walk after 10000 steps, including 2 resets, run finished after 415 ms. (steps per millisecond=24 ) properties (out of 1) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 32 ms. (steps per millisecond=312 ) properties (out of 1) seen :0
Interrupted probabilistic random walk after 25144 steps, run timeout after 3001 ms. (steps per millisecond=8 ) properties seen :{}
Probabilistic random walk after 25144 steps, saw 22695 distinct states, run finished after 3003 ms. (steps per millisecond=8 ) properties seen :0
Running SMT prover for 1 properties.
[2023-03-16 04:26:25] [INFO ] Flow matrix only has 18325 transitions (discarded 13027 similar events)
[2023-03-16 04:26:25] [INFO ] Invariant cache hit.
[2023-03-16 04:26:25] [INFO ] [Real]Absence check using 13 positive place invariants in 6 ms returned sat
[2023-03-16 04:26:44] [INFO ] After 19252ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:1
[2023-03-16 04:26:44] [INFO ] [Nat]Absence check using 13 positive place invariants in 5 ms returned sat
[2023-03-16 04:27:02] [INFO ] After 17680ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :1
[2023-03-16 04:27:02] [INFO ] State equation strengthened by 268 read => feed constraints.
[2023-03-16 04:27:09] [INFO ] After 7163ms SMT Verify possible using 268 Read/Feed constraints in natural domain returned unsat :0 sat :0
[2023-03-16 04:27:09] [INFO ] After 25035ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :0
Parikh walk visited 0 properties in 8 ms.
Support contains 1 out of 626 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 626/626 places, 31352/31352 transitions.
Applied a total of 0 rules in 188 ms. Remains 626 /626 variables (removed 0) and now considering 31352/31352 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 189 ms. Remains : 626/626 places, 31352/31352 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 391 ms. (steps per millisecond=25 ) properties (out of 1) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 31 ms. (steps per millisecond=322 ) properties (out of 1) seen :0
Interrupted probabilistic random walk after 25884 steps, run timeout after 3001 ms. (steps per millisecond=8 ) properties seen :{}
Probabilistic random walk after 25884 steps, saw 23356 distinct states, run finished after 3002 ms. (steps per millisecond=8 ) properties seen :0
Running SMT prover for 1 properties.
[2023-03-16 04:27:13] [INFO ] Flow matrix only has 18325 transitions (discarded 13027 similar events)
[2023-03-16 04:27:13] [INFO ] Invariant cache hit.
[2023-03-16 04:27:13] [INFO ] [Real]Absence check using 13 positive place invariants in 6 ms returned sat
[2023-03-16 04:27:32] [INFO ] After 19323ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:1
[2023-03-16 04:27:32] [INFO ] [Nat]Absence check using 13 positive place invariants in 6 ms returned sat
[2023-03-16 04:27:52] [INFO ] After 19685ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :1
[2023-03-16 04:27:52] [INFO ] State equation strengthened by 268 read => feed constraints.
[2023-03-16 04:27:57] [INFO ] After 5141ms SMT Verify possible using 268 Read/Feed constraints in natural domain returned unsat :0 sat :0
[2023-03-16 04:27:57] [INFO ] After 25043ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :0
Parikh walk visited 0 properties in 12 ms.
Support contains 1 out of 626 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 626/626 places, 31352/31352 transitions.
Applied a total of 0 rules in 177 ms. Remains 626 /626 variables (removed 0) and now considering 31352/31352 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 178 ms. Remains : 626/626 places, 31352/31352 transitions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 626/626 places, 31352/31352 transitions.
Applied a total of 0 rules in 163 ms. Remains 626 /626 variables (removed 0) and now considering 31352/31352 (removed 0) transitions.
[2023-03-16 04:27:57] [INFO ] Flow matrix only has 18325 transitions (discarded 13027 similar events)
[2023-03-16 04:27:57] [INFO ] Invariant cache hit.
[2023-03-16 04:27:59] [INFO ] Implicit Places using invariants in 1812 ms returned []
Implicit Place search using SMT only with invariants took 1813 ms to find 0 implicit places.
[2023-03-16 04:27:59] [INFO ] Flow matrix only has 18325 transitions (discarded 13027 similar events)
[2023-03-16 04:27:59] [INFO ] Invariant cache hit.
[2023-03-16 04:28:08] [INFO ] Dead Transitions using invariants and state equation in 8815 ms found 0 transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 10795 ms. Remains : 626/626 places, 31352/31352 transitions.
Knowledge obtained : [(NOT p1), (X (NOT p1)), (X (X (NOT p1)))]
False Knowledge obtained : []
Knowledge based reduction with 3 factoid took 129 ms. Reduced automaton from 1 states, 1 edges and 1 AP (stutter insensitive) to 1 states, 1 edges and 1 AP (stutter insensitive).
Stuttering acceptance computed with spot in 40 ms :[(NOT p1)]
Stuttering acceptance computed with spot in 32 ms :[(NOT p1)]
[2023-03-16 04:28:08] [INFO ] Flow matrix only has 18325 transitions (discarded 13027 similar events)
[2023-03-16 04:28:08] [INFO ] Invariant cache hit.
Could not prove EG (NOT p1)
Stuttering acceptance computed with spot in 47 ms :[(NOT p1)]
Product exploration explored 100000 steps with 0 reset in 3619 ms.
Product exploration explored 100000 steps with 0 reset in 3546 ms.
Support contains 1 out of 626 places. Attempting structural reductions.
Starting structural reductions in SI_LTL mode, iteration 0 : 626/626 places, 31352/31352 transitions.
Applied a total of 0 rules in 146 ms. Remains 626 /626 variables (removed 0) and now considering 31352/31352 (removed 0) transitions.
[2023-03-16 04:28:31] [INFO ] Flow matrix only has 18325 transitions (discarded 13027 similar events)
[2023-03-16 04:28:31] [INFO ] Invariant cache hit.
[2023-03-16 04:28:33] [INFO ] Implicit Places using invariants in 1903 ms returned []
Implicit Place search using SMT only with invariants took 1904 ms to find 0 implicit places.
[2023-03-16 04:28:33] [INFO ] Flow matrix only has 18325 transitions (discarded 13027 similar events)
[2023-03-16 04:28:33] [INFO ] Invariant cache hit.
[2023-03-16 04:28:41] [INFO ] Dead Transitions using invariants and state equation in 8587 ms found 0 transitions.
Finished structural reductions in SI_LTL mode , in 1 iterations and 10639 ms. Remains : 626/626 places, 31352/31352 transitions.
Treatment of property RERS17pb113-PT-5-LTLCardinality-13 finished in 232261 ms.
[2023-03-16 04:28:44] [INFO ] Flatten gal took : 726 ms
[2023-03-16 04:28:44] [INFO ] Export to MCC of 7 properties in file /home/mcc/execution/LTLCardinality.sr.xml took 2 ms.
[2023-03-16 04:28:44] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 627 places, 31353 transitions and 125406 arcs took 106 ms.
Total runtime 1797450 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT RERS17pb113-PT-5
BK_EXAMINATION: LTLCardinality
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/373
LTLCardinality
FORMULA RERS17pb113-PT-5-LTLCardinality-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA RERS17pb113-PT-5-LTLCardinality-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
TIME LIMIT: Killed by timeout after 3600 seconds
MemTotal: 16393216 kB
MemFree: 6554824 kB
After kill :
MemTotal: 16393216 kB
MemFree: 16035376 kB
BK_TIME_CONFINEMENT_REACHED
--------------------
content from stderr:
+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination LTLCardinality -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/373/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/373/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/373/LTLCardinality.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:433
lola: rewrite Frontend/Parser/formula_rewrite.k:424
lola: rewrite Frontend/Parser/formula_rewrite.k:376
lola: rewrite Frontend/Parser/formula_rewrite.k:436
lola: rewrite Frontend/Parser/formula_rewrite.k:521
lola: rewrite Frontend/Parser/formula_rewrite.k:535
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-LTLCardinality-03: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-LTLCardinality-13: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 7 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-LTLCardinality-03: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-LTLCardinality-13: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 12 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 7
lola: Created skeleton in 12.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-LTLCardinality-03: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-LTLCardinality-13: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 17 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-LTLCardinality-03: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-LTLCardinality-13: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 22 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 7
lola: Created skeleton in 11.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-03: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-LTLCardinality-13: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 27 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-03: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-LTLCardinality-13: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 32 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-03: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-LTLCardinality-13: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 37 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 7
lola: Created skeleton in 12.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-03: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-LTLCardinality-13: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 42 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-03: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-LTLCardinality-13: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 47 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 7
lola: Created skeleton in 12.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-03: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-LTLCardinality-13: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 52 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-03: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-LTLCardinality-13: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 57 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 7
lola: Created skeleton in 12.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-03: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-LTLCardinality-13: CONJ 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 62 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-03: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-LTLCardinality-13: CONJ 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 67 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-03: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-LTLCardinality-13: CONJ 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 72 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-03: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-LTLCardinality-13: CONJ 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 77 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-03: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-LTLCardinality-13: CONJ 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 82 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-03: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-LTLCardinality-13: CONJ 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 87 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-03: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-LTLCardinality-13: CONJ 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 92 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-03: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-LTLCardinality-13: CONJ 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 97 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 7
lola: Created skeleton in 37.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-03: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-13: CONJ 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 102 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-03: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-13: CONJ 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 107 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-03: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-13: CONJ 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 112 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-03: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-13: CONJ 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 117 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-03: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-13: CONJ 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 122 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-03: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-13: CONJ 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 127 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-03: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-13: CONJ 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 132 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 7
lola: Created skeleton in 34.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-03: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-13: CONJ 0 0 0 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 137 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-03: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-13: CONJ 0 0 0 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 142 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-03: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-13: CONJ 0 0 0 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 147 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-03: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-13: CONJ 0 0 0 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 152 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 7
lola: Created skeleton in 21.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 0 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-13: CONJ 0 0 0 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 157 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 7
lola: LAUNCH task # 10 (type EXCL) for 9 RERS17pb113-PT-5-LTLCardinality-04
lola: time limit : 430 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:749
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:749
lola: rewrite Frontend/Parser/formula_rewrite.k:787
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 3/430 1/32 RERS17pb113-PT-5-LTLCardinality-04 156 m, 31 m/sec, 155 t fired, .
Time elapsed: 162 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 8/430 1/32 RERS17pb113-PT-5-LTLCardinality-04 562 m, 81 m/sec, 561 t fired, .
Time elapsed: 167 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 13/430 1/32 RERS17pb113-PT-5-LTLCardinality-04 1007 m, 89 m/sec, 1006 t fired, .
Time elapsed: 172 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 18/430 1/32 RERS17pb113-PT-5-LTLCardinality-04 1402 m, 79 m/sec, 1401 t fired, .
Time elapsed: 177 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 23/430 1/32 RERS17pb113-PT-5-LTLCardinality-04 1821 m, 83 m/sec, 1820 t fired, .
Time elapsed: 182 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 28/430 1/32 RERS17pb113-PT-5-LTLCardinality-04 2264 m, 88 m/sec, 2263 t fired, .
Time elapsed: 187 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 33/430 1/32 RERS17pb113-PT-5-LTLCardinality-04 2604 m, 68 m/sec, 2603 t fired, .
Time elapsed: 192 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 38/430 1/32 RERS17pb113-PT-5-LTLCardinality-04 2973 m, 73 m/sec, 2972 t fired, .
Time elapsed: 197 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 43/430 1/32 RERS17pb113-PT-5-LTLCardinality-04 3340 m, 73 m/sec, 3339 t fired, .
Time elapsed: 202 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 48/430 1/32 RERS17pb113-PT-5-LTLCardinality-04 3726 m, 77 m/sec, 3725 t fired, .
Time elapsed: 207 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 53/430 1/32 RERS17pb113-PT-5-LTLCardinality-04 4088 m, 72 m/sec, 4087 t fired, .
Time elapsed: 212 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 58/430 1/32 RERS17pb113-PT-5-LTLCardinality-04 4405 m, 63 m/sec, 4404 t fired, .
Time elapsed: 217 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 63/430 1/32 RERS17pb113-PT-5-LTLCardinality-04 4798 m, 78 m/sec, 4797 t fired, .
Time elapsed: 222 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 68/430 1/32 RERS17pb113-PT-5-LTLCardinality-04 5186 m, 77 m/sec, 5185 t fired, .
Time elapsed: 227 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 73/430 1/32 RERS17pb113-PT-5-LTLCardinality-04 5567 m, 76 m/sec, 5566 t fired, .
Time elapsed: 232 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 78/430 1/32 RERS17pb113-PT-5-LTLCardinality-04 5962 m, 79 m/sec, 5961 t fired, .
Time elapsed: 237 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 83/430 1/32 RERS17pb113-PT-5-LTLCardinality-04 6282 m, 64 m/sec, 6281 t fired, .
Time elapsed: 242 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 88/430 1/32 RERS17pb113-PT-5-LTLCardinality-04 6651 m, 73 m/sec, 6650 t fired, .
Time elapsed: 247 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 93/430 1/32 RERS17pb113-PT-5-LTLCardinality-04 7042 m, 78 m/sec, 7041 t fired, .
Time elapsed: 252 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 98/430 1/32 RERS17pb113-PT-5-LTLCardinality-04 7421 m, 75 m/sec, 7420 t fired, .
Time elapsed: 257 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 103/430 1/32 RERS17pb113-PT-5-LTLCardinality-04 7843 m, 84 m/sec, 7842 t fired, .
Time elapsed: 262 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 108/430 1/32 RERS17pb113-PT-5-LTLCardinality-04 8245 m, 80 m/sec, 8244 t fired, .
Time elapsed: 267 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 113/430 1/32 RERS17pb113-PT-5-LTLCardinality-04 8633 m, 77 m/sec, 8632 t fired, .
Time elapsed: 272 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 118/430 1/32 RERS17pb113-PT-5-LTLCardinality-04 9042 m, 81 m/sec, 9041 t fired, .
Time elapsed: 277 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 123/430 1/32 RERS17pb113-PT-5-LTLCardinality-04 9398 m, 71 m/sec, 9397 t fired, .
Time elapsed: 282 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 128/430 1/32 RERS17pb113-PT-5-LTLCardinality-04 9772 m, 74 m/sec, 9771 t fired, .
Time elapsed: 287 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 133/430 1/32 RERS17pb113-PT-5-LTLCardinality-04 10131 m, 71 m/sec, 10130 t fired, .
Time elapsed: 292 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 138/430 1/32 RERS17pb113-PT-5-LTLCardinality-04 10525 m, 78 m/sec, 10524 t fired, .
Time elapsed: 297 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 143/430 1/32 RERS17pb113-PT-5-LTLCardinality-04 10882 m, 71 m/sec, 10881 t fired, .
Time elapsed: 302 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 148/430 1/32 RERS17pb113-PT-5-LTLCardinality-04 11255 m, 74 m/sec, 11254 t fired, .
Time elapsed: 307 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 153/430 1/32 RERS17pb113-PT-5-LTLCardinality-04 11622 m, 73 m/sec, 11621 t fired, .
Time elapsed: 312 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 158/430 1/32 RERS17pb113-PT-5-LTLCardinality-04 12031 m, 81 m/sec, 12030 t fired, .
Time elapsed: 317 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 163/430 1/32 RERS17pb113-PT-5-LTLCardinality-04 12403 m, 74 m/sec, 12402 t fired, .
Time elapsed: 322 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 168/430 1/32 RERS17pb113-PT-5-LTLCardinality-04 12811 m, 81 m/sec, 12810 t fired, .
Time elapsed: 327 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 173/430 1/32 RERS17pb113-PT-5-LTLCardinality-04 13184 m, 74 m/sec, 13183 t fired, .
Time elapsed: 332 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 178/430 1/32 RERS17pb113-PT-5-LTLCardinality-04 13558 m, 74 m/sec, 13557 t fired, .
Time elapsed: 337 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 183/430 1/32 RERS17pb113-PT-5-LTLCardinality-04 13944 m, 77 m/sec, 13943 t fired, .
Time elapsed: 342 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 188/430 1/32 RERS17pb113-PT-5-LTLCardinality-04 14328 m, 76 m/sec, 14327 t fired, .
Time elapsed: 347 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 193/430 1/32 RERS17pb113-PT-5-LTLCardinality-04 14718 m, 78 m/sec, 14717 t fired, .
Time elapsed: 352 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 198/430 1/32 RERS17pb113-PT-5-LTLCardinality-04 15041 m, 64 m/sec, 15040 t fired, .
Time elapsed: 357 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 203/430 1/32 RERS17pb113-PT-5-LTLCardinality-04 15398 m, 71 m/sec, 15397 t fired, .
Time elapsed: 362 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 208/430 1/32 RERS17pb113-PT-5-LTLCardinality-04 15758 m, 72 m/sec, 15757 t fired, .
Time elapsed: 367 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 213/430 1/32 RERS17pb113-PT-5-LTLCardinality-04 16117 m, 71 m/sec, 16116 t fired, .
Time elapsed: 372 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 218/430 1/32 RERS17pb113-PT-5-LTLCardinality-04 16473 m, 71 m/sec, 16472 t fired, .
Time elapsed: 377 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 223/430 1/32 RERS17pb113-PT-5-LTLCardinality-04 16804 m, 66 m/sec, 16803 t fired, .
Time elapsed: 382 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 228/430 1/32 RERS17pb113-PT-5-LTLCardinality-04 17144 m, 68 m/sec, 17143 t fired, .
Time elapsed: 387 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 233/430 1/32 RERS17pb113-PT-5-LTLCardinality-04 17538 m, 78 m/sec, 17537 t fired, .
Time elapsed: 392 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 238/430 1/32 RERS17pb113-PT-5-LTLCardinality-04 17875 m, 67 m/sec, 17874 t fired, .
Time elapsed: 397 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 243/430 1/32 RERS17pb113-PT-5-LTLCardinality-04 18246 m, 74 m/sec, 18245 t fired, .
Time elapsed: 402 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 248/430 1/32 RERS17pb113-PT-5-LTLCardinality-04 18614 m, 73 m/sec, 18613 t fired, .
Time elapsed: 407 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 253/430 1/32 RERS17pb113-PT-5-LTLCardinality-04 19002 m, 77 m/sec, 19001 t fired, .
Time elapsed: 412 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 258/430 1/32 RERS17pb113-PT-5-LTLCardinality-04 19397 m, 79 m/sec, 19396 t fired, .
Time elapsed: 417 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 263/430 1/32 RERS17pb113-PT-5-LTLCardinality-04 19789 m, 78 m/sec, 19788 t fired, .
Time elapsed: 422 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 268/430 1/32 RERS17pb113-PT-5-LTLCardinality-04 20182 m, 78 m/sec, 20181 t fired, .
Time elapsed: 427 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 273/430 1/32 RERS17pb113-PT-5-LTLCardinality-04 20548 m, 73 m/sec, 20547 t fired, .
Time elapsed: 432 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 278/430 1/32 RERS17pb113-PT-5-LTLCardinality-04 20931 m, 76 m/sec, 20930 t fired, .
Time elapsed: 437 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 283/430 1/32 RERS17pb113-PT-5-LTLCardinality-04 21293 m, 72 m/sec, 21292 t fired, .
Time elapsed: 442 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 288/430 1/32 RERS17pb113-PT-5-LTLCardinality-04 21691 m, 79 m/sec, 21690 t fired, .
Time elapsed: 447 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 293/430 1/32 RERS17pb113-PT-5-LTLCardinality-04 22040 m, 69 m/sec, 22039 t fired, .
Time elapsed: 452 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 298/430 1/32 RERS17pb113-PT-5-LTLCardinality-04 22425 m, 77 m/sec, 22424 t fired, .
Time elapsed: 457 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 303/430 1/32 RERS17pb113-PT-5-LTLCardinality-04 22759 m, 66 m/sec, 22758 t fired, .
Time elapsed: 462 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 308/430 1/32 RERS17pb113-PT-5-LTLCardinality-04 23151 m, 78 m/sec, 23150 t fired, .
Time elapsed: 467 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 313/430 1/32 RERS17pb113-PT-5-LTLCardinality-04 23486 m, 67 m/sec, 23485 t fired, .
Time elapsed: 472 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 318/430 1/32 RERS17pb113-PT-5-LTLCardinality-04 23836 m, 70 m/sec, 23835 t fired, .
Time elapsed: 477 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 323/430 1/32 RERS17pb113-PT-5-LTLCardinality-04 24161 m, 65 m/sec, 24160 t fired, .
Time elapsed: 482 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 328/430 1/32 RERS17pb113-PT-5-LTLCardinality-04 24516 m, 71 m/sec, 24515 t fired, .
Time elapsed: 487 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 333/430 1/32 RERS17pb113-PT-5-LTLCardinality-04 24867 m, 70 m/sec, 24866 t fired, .
Time elapsed: 492 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 338/430 1/32 RERS17pb113-PT-5-LTLCardinality-04 25179 m, 62 m/sec, 25178 t fired, .
Time elapsed: 497 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 343/430 1/32 RERS17pb113-PT-5-LTLCardinality-04 25516 m, 67 m/sec, 25515 t fired, .
Time elapsed: 502 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 348/430 1/32 RERS17pb113-PT-5-LTLCardinality-04 25876 m, 72 m/sec, 25875 t fired, .
Time elapsed: 507 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 353/430 1/32 RERS17pb113-PT-5-LTLCardinality-04 26231 m, 71 m/sec, 26230 t fired, .
Time elapsed: 512 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 358/430 1/32 RERS17pb113-PT-5-LTLCardinality-04 26597 m, 73 m/sec, 26596 t fired, .
Time elapsed: 517 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 363/430 1/32 RERS17pb113-PT-5-LTLCardinality-04 26996 m, 79 m/sec, 26995 t fired, .
Time elapsed: 522 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 368/430 1/32 RERS17pb113-PT-5-LTLCardinality-04 27349 m, 70 m/sec, 27348 t fired, .
Time elapsed: 527 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 373/430 1/32 RERS17pb113-PT-5-LTLCardinality-04 27705 m, 71 m/sec, 27704 t fired, .
Time elapsed: 532 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 378/430 1/32 RERS17pb113-PT-5-LTLCardinality-04 28072 m, 73 m/sec, 28071 t fired, .
Time elapsed: 537 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 383/430 1/32 RERS17pb113-PT-5-LTLCardinality-04 28467 m, 79 m/sec, 28466 t fired, .
Time elapsed: 542 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 388/430 1/32 RERS17pb113-PT-5-LTLCardinality-04 28884 m, 83 m/sec, 28883 t fired, .
Time elapsed: 547 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 393/430 1/32 RERS17pb113-PT-5-LTLCardinality-04 29235 m, 70 m/sec, 29234 t fired, .
Time elapsed: 552 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 398/430 1/32 RERS17pb113-PT-5-LTLCardinality-04 29547 m, 62 m/sec, 29546 t fired, .
Time elapsed: 557 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 403/430 1/32 RERS17pb113-PT-5-LTLCardinality-04 29813 m, 53 m/sec, 29812 t fired, .
Time elapsed: 562 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 408/430 1/32 RERS17pb113-PT-5-LTLCardinality-04 30141 m, 65 m/sec, 30140 t fired, .
Time elapsed: 567 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 413/430 1/32 RERS17pb113-PT-5-LTLCardinality-04 30513 m, 74 m/sec, 30512 t fired, .
Time elapsed: 572 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 418/430 1/32 RERS17pb113-PT-5-LTLCardinality-04 30781 m, 53 m/sec, 30780 t fired, .
Time elapsed: 577 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 423/430 1/32 RERS17pb113-PT-5-LTLCardinality-04 31153 m, 74 m/sec, 31152 t fired, .
Time elapsed: 582 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 428/430 1/32 RERS17pb113-PT-5-LTLCardinality-04 31550 m, 79 m/sec, 31549 t fired, .
Time elapsed: 587 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 7
lola: CANCELED task # 10 (type EXCL) for RERS17pb113-PT-5-LTLCardinality-04 (local timeout)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 592 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 7
lola: LAUNCH task # 23 (type EXCL) for 18 RERS17pb113-PT-5-LTLCardinality-13
lola: time limit : 429 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 10 (type EXCL) for 9 RERS17pb113-PT-5-LTLCardinality-04
lola: time limit : 3008 sec
lola: memory limit: 5 pages
lola: FINISHED task # 23 (type EXCL) for RERS17pb113-PT-5-LTLCardinality-13
lola: result : false
lola: markings : 4973
lola: fired transitions : 4973
lola: time used : 1.000000
lola: memory pages used : 1
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 5/501 1/5 RERS17pb113-PT-5-LTLCardinality-04 374 m, -6235 m/sec, 373 t fired, .
Time elapsed: 597 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 10/501 1/5 RERS17pb113-PT-5-LTLCardinality-04 761 m, 77 m/sec, 760 t fired, .
Time elapsed: 602 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 15/501 1/5 RERS17pb113-PT-5-LTLCardinality-04 1148 m, 77 m/sec, 1147 t fired, .
Time elapsed: 607 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 20/501 1/5 RERS17pb113-PT-5-LTLCardinality-04 1527 m, 75 m/sec, 1526 t fired, .
Time elapsed: 612 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 25/501 1/5 RERS17pb113-PT-5-LTLCardinality-04 1934 m, 81 m/sec, 1933 t fired, .
Time elapsed: 617 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 30/501 1/5 RERS17pb113-PT-5-LTLCardinality-04 2307 m, 74 m/sec, 2306 t fired, .
Time elapsed: 622 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 35/501 1/5 RERS17pb113-PT-5-LTLCardinality-04 2635 m, 65 m/sec, 2634 t fired, .
Time elapsed: 627 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 40/501 1/5 RERS17pb113-PT-5-LTLCardinality-04 2936 m, 60 m/sec, 2935 t fired, .
Time elapsed: 632 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 45/501 1/5 RERS17pb113-PT-5-LTLCardinality-04 3237 m, 60 m/sec, 3236 t fired, .
Time elapsed: 637 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 50/501 1/5 RERS17pb113-PT-5-LTLCardinality-04 3612 m, 75 m/sec, 3611 t fired, .
Time elapsed: 642 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 55/501 1/5 RERS17pb113-PT-5-LTLCardinality-04 3937 m, 65 m/sec, 3936 t fired, .
Time elapsed: 647 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 60/501 1/5 RERS17pb113-PT-5-LTLCardinality-04 4210 m, 54 m/sec, 4209 t fired, .
Time elapsed: 652 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 65/501 1/5 RERS17pb113-PT-5-LTLCardinality-04 4575 m, 73 m/sec, 4574 t fired, .
Time elapsed: 657 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 70/501 1/5 RERS17pb113-PT-5-LTLCardinality-04 4915 m, 68 m/sec, 4914 t fired, .
Time elapsed: 662 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 75/501 1/5 RERS17pb113-PT-5-LTLCardinality-04 5259 m, 68 m/sec, 5258 t fired, .
Time elapsed: 667 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 80/501 1/5 RERS17pb113-PT-5-LTLCardinality-04 5612 m, 70 m/sec, 5611 t fired, .
Time elapsed: 672 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 85/501 1/5 RERS17pb113-PT-5-LTLCardinality-04 5975 m, 72 m/sec, 5974 t fired, .
Time elapsed: 677 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 90/501 1/5 RERS17pb113-PT-5-LTLCardinality-04 6262 m, 57 m/sec, 6261 t fired, .
Time elapsed: 682 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 95/501 1/5 RERS17pb113-PT-5-LTLCardinality-04 6602 m, 68 m/sec, 6601 t fired, .
Time elapsed: 687 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 100/501 1/5 RERS17pb113-PT-5-LTLCardinality-04 6953 m, 70 m/sec, 6952 t fired, .
Time elapsed: 692 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 105/501 1/5 RERS17pb113-PT-5-LTLCardinality-04 7316 m, 72 m/sec, 7315 t fired, .
Time elapsed: 697 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 110/501 1/5 RERS17pb113-PT-5-LTLCardinality-04 7658 m, 68 m/sec, 7657 t fired, .
Time elapsed: 702 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 115/501 1/5 RERS17pb113-PT-5-LTLCardinality-04 8015 m, 71 m/sec, 8014 t fired, .
Time elapsed: 707 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 120/501 1/5 RERS17pb113-PT-5-LTLCardinality-04 8343 m, 65 m/sec, 8342 t fired, .
Time elapsed: 712 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 125/501 1/5 RERS17pb113-PT-5-LTLCardinality-04 8655 m, 62 m/sec, 8654 t fired, .
Time elapsed: 717 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 131/501 1/5 RERS17pb113-PT-5-LTLCardinality-04 9027 m, 74 m/sec, 9026 t fired, .
Time elapsed: 723 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 136/501 1/5 RERS17pb113-PT-5-LTLCardinality-04 9351 m, 64 m/sec, 9350 t fired, .
Time elapsed: 728 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 141/501 1/5 RERS17pb113-PT-5-LTLCardinality-04 9676 m, 65 m/sec, 9675 t fired, .
Time elapsed: 733 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 146/501 1/5 RERS17pb113-PT-5-LTLCardinality-04 9999 m, 64 m/sec, 9998 t fired, .
Time elapsed: 738 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 151/501 1/5 RERS17pb113-PT-5-LTLCardinality-04 10372 m, 74 m/sec, 10371 t fired, .
Time elapsed: 743 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 156/501 1/5 RERS17pb113-PT-5-LTLCardinality-04 10673 m, 60 m/sec, 10672 t fired, .
Time elapsed: 748 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 161/501 1/5 RERS17pb113-PT-5-LTLCardinality-04 11023 m, 70 m/sec, 11022 t fired, .
Time elapsed: 753 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 166/501 1/5 RERS17pb113-PT-5-LTLCardinality-04 11373 m, 70 m/sec, 11372 t fired, .
Time elapsed: 758 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 171/501 1/5 RERS17pb113-PT-5-LTLCardinality-04 11721 m, 69 m/sec, 11720 t fired, .
Time elapsed: 763 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 176/501 1/5 RERS17pb113-PT-5-LTLCardinality-04 12084 m, 72 m/sec, 12083 t fired, .
Time elapsed: 768 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 181/501 1/5 RERS17pb113-PT-5-LTLCardinality-04 12410 m, 65 m/sec, 12409 t fired, .
Time elapsed: 773 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 186/501 1/5 RERS17pb113-PT-5-LTLCardinality-04 12810 m, 80 m/sec, 12809 t fired, .
Time elapsed: 778 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 191/501 1/5 RERS17pb113-PT-5-LTLCardinality-04 13214 m, 80 m/sec, 13213 t fired, .
Time elapsed: 783 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 196/501 1/5 RERS17pb113-PT-5-LTLCardinality-04 13570 m, 71 m/sec, 13569 t fired, .
Time elapsed: 788 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 201/501 1/5 RERS17pb113-PT-5-LTLCardinality-04 13964 m, 78 m/sec, 13963 t fired, .
Time elapsed: 793 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 206/501 1/5 RERS17pb113-PT-5-LTLCardinality-04 14310 m, 69 m/sec, 14309 t fired, .
Time elapsed: 798 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 211/501 1/5 RERS17pb113-PT-5-LTLCardinality-04 14683 m, 74 m/sec, 14682 t fired, .
Time elapsed: 803 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 216/501 1/5 RERS17pb113-PT-5-LTLCardinality-04 15121 m, 87 m/sec, 15120 t fired, .
Time elapsed: 808 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 221/501 1/5 RERS17pb113-PT-5-LTLCardinality-04 15556 m, 87 m/sec, 15555 t fired, .
Time elapsed: 813 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 226/501 1/5 RERS17pb113-PT-5-LTLCardinality-04 15979 m, 84 m/sec, 15978 t fired, .
Time elapsed: 818 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 231/501 1/5 RERS17pb113-PT-5-LTLCardinality-04 16327 m, 69 m/sec, 16326 t fired, .
Time elapsed: 823 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 236/501 1/5 RERS17pb113-PT-5-LTLCardinality-04 16674 m, 69 m/sec, 16673 t fired, .
Time elapsed: 828 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 241/501 1/5 RERS17pb113-PT-5-LTLCardinality-04 17010 m, 67 m/sec, 17009 t fired, .
Time elapsed: 833 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 246/501 1/5 RERS17pb113-PT-5-LTLCardinality-04 17389 m, 75 m/sec, 17388 t fired, .
Time elapsed: 838 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 251/501 1/5 RERS17pb113-PT-5-LTLCardinality-04 17732 m, 68 m/sec, 17731 t fired, .
Time elapsed: 843 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 256/501 1/5 RERS17pb113-PT-5-LTLCardinality-04 18091 m, 71 m/sec, 18090 t fired, .
Time elapsed: 848 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 261/501 1/5 RERS17pb113-PT-5-LTLCardinality-04 18391 m, 60 m/sec, 18390 t fired, .
Time elapsed: 853 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 266/501 1/5 RERS17pb113-PT-5-LTLCardinality-04 18760 m, 73 m/sec, 18759 t fired, .
Time elapsed: 858 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 271/501 1/5 RERS17pb113-PT-5-LTLCardinality-04 19120 m, 72 m/sec, 19119 t fired, .
Time elapsed: 863 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 276/501 1/5 RERS17pb113-PT-5-LTLCardinality-04 19463 m, 68 m/sec, 19462 t fired, .
Time elapsed: 868 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 281/501 1/5 RERS17pb113-PT-5-LTLCardinality-04 19821 m, 71 m/sec, 19820 t fired, .
Time elapsed: 873 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 286/501 1/5 RERS17pb113-PT-5-LTLCardinality-04 20189 m, 73 m/sec, 20188 t fired, .
Time elapsed: 878 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 291/501 1/5 RERS17pb113-PT-5-LTLCardinality-04 20513 m, 64 m/sec, 20512 t fired, .
Time elapsed: 883 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 296/501 1/5 RERS17pb113-PT-5-LTLCardinality-04 20862 m, 69 m/sec, 20861 t fired, .
Time elapsed: 888 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 301/501 1/5 RERS17pb113-PT-5-LTLCardinality-04 21230 m, 73 m/sec, 21229 t fired, .
Time elapsed: 893 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 306/501 1/5 RERS17pb113-PT-5-LTLCardinality-04 21588 m, 71 m/sec, 21587 t fired, .
Time elapsed: 898 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 311/501 1/5 RERS17pb113-PT-5-LTLCardinality-04 21954 m, 73 m/sec, 21953 t fired, .
Time elapsed: 903 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 316/501 1/5 RERS17pb113-PT-5-LTLCardinality-04 22295 m, 68 m/sec, 22294 t fired, .
Time elapsed: 908 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 321/501 1/5 RERS17pb113-PT-5-LTLCardinality-04 22642 m, 69 m/sec, 22641 t fired, .
Time elapsed: 913 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 326/501 1/5 RERS17pb113-PT-5-LTLCardinality-04 23008 m, 73 m/sec, 23007 t fired, .
Time elapsed: 918 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 331/501 1/5 RERS17pb113-PT-5-LTLCardinality-04 23379 m, 74 m/sec, 23378 t fired, .
Time elapsed: 923 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 336/501 1/5 RERS17pb113-PT-5-LTLCardinality-04 23797 m, 83 m/sec, 23796 t fired, .
Time elapsed: 928 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 341/501 1/5 RERS17pb113-PT-5-LTLCardinality-04 24155 m, 71 m/sec, 24154 t fired, .
Time elapsed: 933 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 346/501 1/5 RERS17pb113-PT-5-LTLCardinality-04 24510 m, 71 m/sec, 24509 t fired, .
Time elapsed: 938 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 351/501 1/5 RERS17pb113-PT-5-LTLCardinality-04 24894 m, 76 m/sec, 24893 t fired, .
Time elapsed: 943 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 356/501 1/5 RERS17pb113-PT-5-LTLCardinality-04 25220 m, 65 m/sec, 25219 t fired, .
Time elapsed: 948 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 361/501 1/5 RERS17pb113-PT-5-LTLCardinality-04 25578 m, 71 m/sec, 25577 t fired, .
Time elapsed: 953 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 366/501 1/5 RERS17pb113-PT-5-LTLCardinality-04 25949 m, 74 m/sec, 25948 t fired, .
Time elapsed: 958 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 371/501 1/5 RERS17pb113-PT-5-LTLCardinality-04 26295 m, 69 m/sec, 26294 t fired, .
Time elapsed: 963 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 376/501 1/5 RERS17pb113-PT-5-LTLCardinality-04 26668 m, 74 m/sec, 26667 t fired, .
Time elapsed: 968 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 381/501 1/5 RERS17pb113-PT-5-LTLCardinality-04 27070 m, 80 m/sec, 27069 t fired, .
Time elapsed: 973 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 386/501 1/5 RERS17pb113-PT-5-LTLCardinality-04 27460 m, 78 m/sec, 27459 t fired, .
Time elapsed: 978 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 391/501 1/5 RERS17pb113-PT-5-LTLCardinality-04 27847 m, 77 m/sec, 27846 t fired, .
Time elapsed: 983 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 396/501 1/5 RERS17pb113-PT-5-LTLCardinality-04 28190 m, 68 m/sec, 28189 t fired, .
Time elapsed: 988 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 401/501 1/5 RERS17pb113-PT-5-LTLCardinality-04 28603 m, 82 m/sec, 28602 t fired, .
Time elapsed: 993 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 406/501 1/5 RERS17pb113-PT-5-LTLCardinality-04 28982 m, 75 m/sec, 28981 t fired, .
Time elapsed: 998 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 411/501 1/5 RERS17pb113-PT-5-LTLCardinality-04 29322 m, 68 m/sec, 29321 t fired, .
Time elapsed: 1003 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 416/501 1/5 RERS17pb113-PT-5-LTLCardinality-04 29574 m, 50 m/sec, 29573 t fired, .
Time elapsed: 1008 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 421/501 1/5 RERS17pb113-PT-5-LTLCardinality-04 29943 m, 73 m/sec, 29942 t fired, .
Time elapsed: 1013 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 426/501 1/5 RERS17pb113-PT-5-LTLCardinality-04 30312 m, 73 m/sec, 30311 t fired, .
Time elapsed: 1018 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 431/501 1/5 RERS17pb113-PT-5-LTLCardinality-04 30661 m, 69 m/sec, 30660 t fired, .
Time elapsed: 1023 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 436/501 1/5 RERS17pb113-PT-5-LTLCardinality-04 30970 m, 61 m/sec, 30969 t fired, .
Time elapsed: 1028 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 441/501 1/5 RERS17pb113-PT-5-LTLCardinality-04 31371 m, 80 m/sec, 31370 t fired, .
Time elapsed: 1033 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 446/501 1/5 RERS17pb113-PT-5-LTLCardinality-04 31749 m, 75 m/sec, 31748 t fired, .
Time elapsed: 1038 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 451/501 1/5 RERS17pb113-PT-5-LTLCardinality-04 32154 m, 81 m/sec, 32153 t fired, .
Time elapsed: 1043 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 456/501 1/5 RERS17pb113-PT-5-LTLCardinality-04 32532 m, 75 m/sec, 32531 t fired, .
Time elapsed: 1048 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 461/501 1/5 RERS17pb113-PT-5-LTLCardinality-04 32956 m, 84 m/sec, 32955 t fired, .
Time elapsed: 1053 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 466/501 1/5 RERS17pb113-PT-5-LTLCardinality-04 33365 m, 81 m/sec, 33364 t fired, .
Time elapsed: 1058 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 471/501 1/5 RERS17pb113-PT-5-LTLCardinality-04 33745 m, 76 m/sec, 33744 t fired, .
Time elapsed: 1063 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 476/501 1/5 RERS17pb113-PT-5-LTLCardinality-04 34155 m, 82 m/sec, 34154 t fired, .
Time elapsed: 1068 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 481/501 1/5 RERS17pb113-PT-5-LTLCardinality-04 34451 m, 59 m/sec, 34450 t fired, .
Time elapsed: 1073 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 486/501 1/5 RERS17pb113-PT-5-LTLCardinality-04 34813 m, 72 m/sec, 34812 t fired, .
Time elapsed: 1078 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 491/501 1/5 RERS17pb113-PT-5-LTLCardinality-04 35189 m, 75 m/sec, 35188 t fired, .
Time elapsed: 1083 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 496/501 1/5 RERS17pb113-PT-5-LTLCardinality-04 35590 m, 80 m/sec, 35589 t fired, .
Time elapsed: 1088 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 501/501 1/5 RERS17pb113-PT-5-LTLCardinality-04 35935 m, 69 m/sec, 35934 t fired, .
Time elapsed: 1093 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 7
lola: CANCELED task # 10 (type EXCL) for RERS17pb113-PT-5-LTLCardinality-04 (local timeout)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1098 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 7
lola: LAUNCH task # 7 (type EXCL) for 6 RERS17pb113-PT-5-LTLCardinality-03
lola: time limit : 500 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 10 (type EXCL) for 9 RERS17pb113-PT-5-LTLCardinality-04
lola: time limit : 2502 sec
lola: memory limit: 5 pages
lola: FINISHED task # 7 (type EXCL) for RERS17pb113-PT-5-LTLCardinality-03
lola: result : false
lola: markings : 4973
lola: fired transitions : 4973
lola: time used : 0.000000
lola: memory pages used : 1
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-03: LTL false LTL model checker
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 5/500 1/5 RERS17pb113-PT-5-LTLCardinality-04 371 m, -7112 m/sec, 370 t fired, .
Time elapsed: 1103 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-03: LTL false LTL model checker
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 10/500 1/5 RERS17pb113-PT-5-LTLCardinality-04 768 m, 79 m/sec, 767 t fired, .
Time elapsed: 1108 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-03: LTL false LTL model checker
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 15/500 1/5 RERS17pb113-PT-5-LTLCardinality-04 1163 m, 79 m/sec, 1162 t fired, .
Time elapsed: 1113 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-03: LTL false LTL model checker
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 20/500 1/5 RERS17pb113-PT-5-LTLCardinality-04 1529 m, 73 m/sec, 1528 t fired, .
Time elapsed: 1118 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-03: LTL false LTL model checker
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 25/500 1/5 RERS17pb113-PT-5-LTLCardinality-04 1920 m, 78 m/sec, 1919 t fired, .
Time elapsed: 1123 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-03: LTL false LTL model checker
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 30/500 1/5 RERS17pb113-PT-5-LTLCardinality-04 2286 m, 73 m/sec, 2285 t fired, .
Time elapsed: 1128 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-03: LTL false LTL model checker
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 35/500 1/5 RERS17pb113-PT-5-LTLCardinality-04 2577 m, 58 m/sec, 2576 t fired, .
Time elapsed: 1133 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-03: LTL false LTL model checker
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 40/500 1/5 RERS17pb113-PT-5-LTLCardinality-04 2886 m, 61 m/sec, 2885 t fired, .
Time elapsed: 1138 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-03: LTL false LTL model checker
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 45/500 1/5 RERS17pb113-PT-5-LTLCardinality-04 3197 m, 62 m/sec, 3196 t fired, .
Time elapsed: 1143 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-03: LTL false LTL model checker
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 50/500 1/5 RERS17pb113-PT-5-LTLCardinality-04 3579 m, 76 m/sec, 3578 t fired, .
Time elapsed: 1148 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-03: LTL false LTL model checker
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 55/500 1/5 RERS17pb113-PT-5-LTLCardinality-04 3900 m, 64 m/sec, 3899 t fired, .
Time elapsed: 1153 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-03: LTL false LTL model checker
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 60/500 1/5 RERS17pb113-PT-5-LTLCardinality-04 4179 m, 55 m/sec, 4178 t fired, .
Time elapsed: 1158 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-03: LTL false LTL model checker
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 65/500 1/5 RERS17pb113-PT-5-LTLCardinality-04 4572 m, 78 m/sec, 4571 t fired, .
Time elapsed: 1163 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-03: LTL false LTL model checker
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 70/500 1/5 RERS17pb113-PT-5-LTLCardinality-04 4947 m, 75 m/sec, 4946 t fired, .
Time elapsed: 1168 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-03: LTL false LTL model checker
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 75/500 1/5 RERS17pb113-PT-5-LTLCardinality-04 5319 m, 74 m/sec, 5318 t fired, .
Time elapsed: 1173 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-03: LTL false LTL model checker
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 80/500 1/5 RERS17pb113-PT-5-LTLCardinality-04 5689 m, 74 m/sec, 5688 t fired, .
Time elapsed: 1178 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-03: LTL false LTL model checker
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 85/500 1/5 RERS17pb113-PT-5-LTLCardinality-04 6064 m, 75 m/sec, 6063 t fired, .
Time elapsed: 1183 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-03: LTL false LTL model checker
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 90/500 1/5 RERS17pb113-PT-5-LTLCardinality-04 6368 m, 60 m/sec, 6367 t fired, .
Time elapsed: 1188 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-03: LTL false LTL model checker
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 95/500 1/5 RERS17pb113-PT-5-LTLCardinality-04 6736 m, 73 m/sec, 6735 t fired, .
Time elapsed: 1193 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-03: LTL false LTL model checker
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 100/500 1/5 RERS17pb113-PT-5-LTLCardinality-04 7084 m, 69 m/sec, 7083 t fired, .
Time elapsed: 1198 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-03: LTL false LTL model checker
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 105/500 1/5 RERS17pb113-PT-5-LTLCardinality-04 7414 m, 66 m/sec, 7413 t fired, .
Time elapsed: 1203 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-03: LTL false LTL model checker
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 110/500 1/5 RERS17pb113-PT-5-LTLCardinality-04 7793 m, 75 m/sec, 7792 t fired, .
Time elapsed: 1208 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-03: LTL false LTL model checker
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 115/500 1/5 RERS17pb113-PT-5-LTLCardinality-04 8154 m, 72 m/sec, 8153 t fired, .
Time elapsed: 1213 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-03: LTL false LTL model checker
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 120/500 1/5 RERS17pb113-PT-5-LTLCardinality-04 8459 m, 61 m/sec, 8458 t fired, .
Time elapsed: 1218 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-03: LTL false LTL model checker
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 125/500 1/5 RERS17pb113-PT-5-LTLCardinality-04 8790 m, 66 m/sec, 8789 t fired, .
Time elapsed: 1223 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-03: LTL false LTL model checker
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 130/500 1/5 RERS17pb113-PT-5-LTLCardinality-04 9124 m, 66 m/sec, 9123 t fired, .
Time elapsed: 1228 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-03: LTL false LTL model checker
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 135/500 1/5 RERS17pb113-PT-5-LTLCardinality-04 9465 m, 68 m/sec, 9464 t fired, .
Time elapsed: 1233 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-03: LTL false LTL model checker
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 140/500 1/5 RERS17pb113-PT-5-LTLCardinality-04 9783 m, 63 m/sec, 9782 t fired, .
Time elapsed: 1238 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-03: LTL false LTL model checker
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 145/500 1/5 RERS17pb113-PT-5-LTLCardinality-04 10111 m, 65 m/sec, 10110 t fired, .
Time elapsed: 1243 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-03: LTL false LTL model checker
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 150/500 1/5 RERS17pb113-PT-5-LTLCardinality-04 10496 m, 77 m/sec, 10495 t fired, .
Time elapsed: 1248 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-03: LTL false LTL model checker
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 155/500 1/5 RERS17pb113-PT-5-LTLCardinality-04 10810 m, 62 m/sec, 10809 t fired, .
Time elapsed: 1253 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-03: LTL false LTL model checker
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 160/500 1/5 RERS17pb113-PT-5-LTLCardinality-04 11152 m, 68 m/sec, 11151 t fired, .
Time elapsed: 1258 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-03: LTL false LTL model checker
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 165/500 1/5 RERS17pb113-PT-5-LTLCardinality-04 11507 m, 71 m/sec, 11506 t fired, .
Time elapsed: 1263 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-03: LTL false LTL model checker
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 170/500 1/5 RERS17pb113-PT-5-LTLCardinality-04 11842 m, 67 m/sec, 11841 t fired, .
Time elapsed: 1268 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-03: LTL false LTL model checker
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 175/500 1/5 RERS17pb113-PT-5-LTLCardinality-04 12123 m, 56 m/sec, 12122 t fired, .
Time elapsed: 1273 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-03: LTL false LTL model checker
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 180/500 1/5 RERS17pb113-PT-5-LTLCardinality-04 12453 m, 66 m/sec, 12452 t fired, .
Time elapsed: 1278 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-03: LTL false LTL model checker
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 185/500 1/5 RERS17pb113-PT-5-LTLCardinality-04 12809 m, 71 m/sec, 12808 t fired, .
Time elapsed: 1283 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-03: LTL false LTL model checker
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 190/500 1/5 RERS17pb113-PT-5-LTLCardinality-04 13133 m, 64 m/sec, 13132 t fired, .
Time elapsed: 1288 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-03: LTL false LTL model checker
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 195/500 1/5 RERS17pb113-PT-5-LTLCardinality-04 13467 m, 66 m/sec, 13466 t fired, .
Time elapsed: 1293 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-03: LTL false LTL model checker
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 200/500 1/5 RERS17pb113-PT-5-LTLCardinality-04 13820 m, 70 m/sec, 13819 t fired, .
Time elapsed: 1298 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-03: LTL false LTL model checker
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 205/500 1/5 RERS17pb113-PT-5-LTLCardinality-04 14161 m, 68 m/sec, 14160 t fired, .
Time elapsed: 1303 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-03: LTL false LTL model checker
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 210/500 1/5 RERS17pb113-PT-5-LTLCardinality-04 14488 m, 65 m/sec, 14487 t fired, .
Time elapsed: 1308 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-03: LTL false LTL model checker
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 215/500 1/5 RERS17pb113-PT-5-LTLCardinality-04 14800 m, 62 m/sec, 14799 t fired, .
Time elapsed: 1313 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-03: LTL false LTL model checker
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 220/500 1/5 RERS17pb113-PT-5-LTLCardinality-04 15123 m, 64 m/sec, 15122 t fired, .
Time elapsed: 1318 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-03: LTL false LTL model checker
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 225/500 1/5 RERS17pb113-PT-5-LTLCardinality-04 15470 m, 69 m/sec, 15469 t fired, .
Time elapsed: 1323 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-03: LTL false LTL model checker
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 230/500 1/5 RERS17pb113-PT-5-LTLCardinality-04 15791 m, 64 m/sec, 15790 t fired, .
Time elapsed: 1328 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-03: LTL false LTL model checker
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 235/500 1/5 RERS17pb113-PT-5-LTLCardinality-04 16167 m, 75 m/sec, 16166 t fired, .
Time elapsed: 1333 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-03: LTL false LTL model checker
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 240/500 1/5 RERS17pb113-PT-5-LTLCardinality-04 16498 m, 66 m/sec, 16497 t fired, .
Time elapsed: 1338 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-03: LTL false LTL model checker
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 245/500 1/5 RERS17pb113-PT-5-LTLCardinality-04 16816 m, 63 m/sec, 16815 t fired, .
Time elapsed: 1343 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-03: LTL false LTL model checker
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 250/500 1/5 RERS17pb113-PT-5-LTLCardinality-04 17160 m, 68 m/sec, 17159 t fired, .
Time elapsed: 1348 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-03: LTL false LTL model checker
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 255/500 1/5 RERS17pb113-PT-5-LTLCardinality-04 17545 m, 77 m/sec, 17544 t fired, .
Time elapsed: 1353 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-03: LTL false LTL model checker
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 260/500 1/5 RERS17pb113-PT-5-LTLCardinality-04 17865 m, 64 m/sec, 17864 t fired, .
Time elapsed: 1358 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-03: LTL false LTL model checker
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 265/500 1/5 RERS17pb113-PT-5-LTLCardinality-04 18208 m, 68 m/sec, 18207 t fired, .
Time elapsed: 1363 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-03: LTL false LTL model checker
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 270/500 1/5 RERS17pb113-PT-5-LTLCardinality-04 18519 m, 62 m/sec, 18518 t fired, .
Time elapsed: 1368 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-03: LTL false LTL model checker
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 275/500 1/5 RERS17pb113-PT-5-LTLCardinality-04 18867 m, 69 m/sec, 18866 t fired, .
Time elapsed: 1373 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-03: LTL false LTL model checker
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 280/500 1/5 RERS17pb113-PT-5-LTLCardinality-04 19244 m, 75 m/sec, 19243 t fired, .
Time elapsed: 1378 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-03: LTL false LTL model checker
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 285/500 1/5 RERS17pb113-PT-5-LTLCardinality-04 19578 m, 66 m/sec, 19577 t fired, .
Time elapsed: 1383 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-03: LTL false LTL model checker
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 290/500 1/5 RERS17pb113-PT-5-LTLCardinality-04 19951 m, 74 m/sec, 19950 t fired, .
Time elapsed: 1388 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-03: LTL false LTL model checker
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 295/500 1/5 RERS17pb113-PT-5-LTLCardinality-04 20299 m, 69 m/sec, 20298 t fired, .
Time elapsed: 1393 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-03: LTL false LTL model checker
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 300/500 1/5 RERS17pb113-PT-5-LTLCardinality-04 20608 m, 61 m/sec, 20607 t fired, .
Time elapsed: 1398 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-03: LTL false LTL model checker
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 305/500 1/5 RERS17pb113-PT-5-LTLCardinality-04 20917 m, 61 m/sec, 20916 t fired, .
Time elapsed: 1403 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-03: LTL false LTL model checker
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 310/500 1/5 RERS17pb113-PT-5-LTLCardinality-04 21270 m, 70 m/sec, 21269 t fired, .
Time elapsed: 1408 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-03: LTL false LTL model checker
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 315/500 1/5 RERS17pb113-PT-5-LTLCardinality-04 21659 m, 77 m/sec, 21658 t fired, .
Time elapsed: 1413 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-03: LTL false LTL model checker
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 320/500 1/5 RERS17pb113-PT-5-LTLCardinality-04 21968 m, 61 m/sec, 21967 t fired, .
Time elapsed: 1418 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-03: LTL false LTL model checker
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 325/500 1/5 RERS17pb113-PT-5-LTLCardinality-04 22304 m, 67 m/sec, 22303 t fired, .
Time elapsed: 1423 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-03: LTL false LTL model checker
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 330/500 1/5 RERS17pb113-PT-5-LTLCardinality-04 22630 m, 65 m/sec, 22629 t fired, .
Time elapsed: 1428 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-03: LTL false LTL model checker
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 335/500 1/5 RERS17pb113-PT-5-LTLCardinality-04 22961 m, 66 m/sec, 22960 t fired, .
Time elapsed: 1433 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-03: LTL false LTL model checker
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 340/500 1/5 RERS17pb113-PT-5-LTLCardinality-04 23326 m, 73 m/sec, 23325 t fired, .
Time elapsed: 1438 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-03: LTL false LTL model checker
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 345/500 1/5 RERS17pb113-PT-5-LTLCardinality-04 23651 m, 65 m/sec, 23650 t fired, .
Time elapsed: 1443 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-03: LTL false LTL model checker
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 350/500 1/5 RERS17pb113-PT-5-LTLCardinality-04 23989 m, 67 m/sec, 23988 t fired, .
Time elapsed: 1448 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-03: LTL false LTL model checker
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 355/500 1/5 RERS17pb113-PT-5-LTLCardinality-04 24295 m, 61 m/sec, 24294 t fired, .
Time elapsed: 1453 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-03: LTL false LTL model checker
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 360/500 1/5 RERS17pb113-PT-5-LTLCardinality-04 24629 m, 66 m/sec, 24628 t fired, .
Time elapsed: 1458 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-03: LTL false LTL model checker
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 365/500 1/5 RERS17pb113-PT-5-LTLCardinality-04 24964 m, 67 m/sec, 24963 t fired, .
Time elapsed: 1463 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-03: LTL false LTL model checker
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 370/500 1/5 RERS17pb113-PT-5-LTLCardinality-04 25235 m, 54 m/sec, 25234 t fired, .
Time elapsed: 1468 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-03: LTL false LTL model checker
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 375/500 1/5 RERS17pb113-PT-5-LTLCardinality-04 25578 m, 68 m/sec, 25577 t fired, .
Time elapsed: 1473 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-03: LTL false LTL model checker
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 380/500 1/5 RERS17pb113-PT-5-LTLCardinality-04 25916 m, 67 m/sec, 25915 t fired, .
Time elapsed: 1478 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-03: LTL false LTL model checker
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 385/500 1/5 RERS17pb113-PT-5-LTLCardinality-04 26239 m, 64 m/sec, 26238 t fired, .
Time elapsed: 1483 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-03: LTL false LTL model checker
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 390/500 1/5 RERS17pb113-PT-5-LTLCardinality-04 26555 m, 63 m/sec, 26554 t fired, .
Time elapsed: 1488 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-03: LTL false LTL model checker
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 395/500 1/5 RERS17pb113-PT-5-LTLCardinality-04 26910 m, 71 m/sec, 26909 t fired, .
Time elapsed: 1493 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-03: LTL false LTL model checker
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 400/500 1/5 RERS17pb113-PT-5-LTLCardinality-04 27255 m, 69 m/sec, 27254 t fired, .
Time elapsed: 1498 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-03: LTL false LTL model checker
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 405/500 1/5 RERS17pb113-PT-5-LTLCardinality-04 27616 m, 72 m/sec, 27615 t fired, .
Time elapsed: 1503 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-03: LTL false LTL model checker
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 410/500 1/5 RERS17pb113-PT-5-LTLCardinality-04 27974 m, 71 m/sec, 27973 t fired, .
Time elapsed: 1508 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-03: LTL false LTL model checker
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 415/500 1/5 RERS17pb113-PT-5-LTLCardinality-04 28386 m, 82 m/sec, 28385 t fired, .
Time elapsed: 1513 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-03: LTL false LTL model checker
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 420/500 1/5 RERS17pb113-PT-5-LTLCardinality-04 28794 m, 81 m/sec, 28793 t fired, .
Time elapsed: 1518 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-03: LTL false LTL model checker
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 425/500 1/5 RERS17pb113-PT-5-LTLCardinality-04 29159 m, 73 m/sec, 29158 t fired, .
Time elapsed: 1523 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-03: LTL false LTL model checker
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 430/500 1/5 RERS17pb113-PT-5-LTLCardinality-04 29533 m, 74 m/sec, 29532 t fired, .
Time elapsed: 1528 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-03: LTL false LTL model checker
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 435/500 1/5 RERS17pb113-PT-5-LTLCardinality-04 29801 m, 53 m/sec, 29800 t fired, .
Time elapsed: 1533 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-03: LTL false LTL model checker
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 440/500 1/5 RERS17pb113-PT-5-LTLCardinality-04 30160 m, 71 m/sec, 30159 t fired, .
Time elapsed: 1538 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-03: LTL false LTL model checker
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 445/500 1/5 RERS17pb113-PT-5-LTLCardinality-04 30529 m, 73 m/sec, 30528 t fired, .
Time elapsed: 1543 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-03: LTL false LTL model checker
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 450/500 1/5 RERS17pb113-PT-5-LTLCardinality-04 30778 m, 49 m/sec, 30777 t fired, .
Time elapsed: 1548 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-03: LTL false LTL model checker
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 455/500 1/5 RERS17pb113-PT-5-LTLCardinality-04 31114 m, 67 m/sec, 31113 t fired, .
Time elapsed: 1553 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-03: LTL false LTL model checker
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 460/500 1/5 RERS17pb113-PT-5-LTLCardinality-04 31500 m, 77 m/sec, 31499 t fired, .
Time elapsed: 1558 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-03: LTL false LTL model checker
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 465/500 1/5 RERS17pb113-PT-5-LTLCardinality-04 31826 m, 65 m/sec, 31825 t fired, .
Time elapsed: 1563 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-03: LTL false LTL model checker
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 470/500 1/5 RERS17pb113-PT-5-LTLCardinality-04 32209 m, 76 m/sec, 32208 t fired, .
Time elapsed: 1568 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-03: LTL false LTL model checker
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 475/500 1/5 RERS17pb113-PT-5-LTLCardinality-04 32618 m, 81 m/sec, 32617 t fired, .
Time elapsed: 1573 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-03: LTL false LTL model checker
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 480/500 1/5 RERS17pb113-PT-5-LTLCardinality-04 33048 m, 86 m/sec, 33047 t fired, .
Time elapsed: 1578 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-03: LTL false LTL model checker
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 485/500 1/5 RERS17pb113-PT-5-LTLCardinality-04 33489 m, 88 m/sec, 33488 t fired, .
Time elapsed: 1583 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-03: LTL false LTL model checker
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 490/500 1/5 RERS17pb113-PT-5-LTLCardinality-04 33847 m, 71 m/sec, 33846 t fired, .
Time elapsed: 1588 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-03: LTL false LTL model checker
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 495/500 1/5 RERS17pb113-PT-5-LTLCardinality-04 34199 m, 70 m/sec, 34198 t fired, .
Time elapsed: 1593 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-03: LTL false LTL model checker
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 500/500 1/5 RERS17pb113-PT-5-LTLCardinality-04 34437 m, 47 m/sec, 34436 t fired, .
Time elapsed: 1598 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 7
lola: CANCELED task # 10 (type EXCL) for RERS17pb113-PT-5-LTLCardinality-04 (local timeout)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-03: LTL false LTL model checker
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1603 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 7
lola: LAUNCH task # 25 (type EXCL) for 15 RERS17pb113-PT-5-LTLCardinality-12
lola: time limit : 499 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 10 (type EXCL) for 9 RERS17pb113-PT-5-LTLCardinality-04
lola: time limit : 1997 sec
lola: memory limit: 5 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-03: LTL false LTL model checker
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 5/1997 1/5 RERS17pb113-PT-5-LTLCardinality-04 440 m, -6799 m/sec, 439 t fired, .
25 EG EXCL 5/499 1/32 RERS17pb113-PT-5-LTLCardinality-12 340 m, 68 m/sec, 339 t fired, .
Time elapsed: 1608 secs. Pages in use: 7
# running tasks: 2 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-03: LTL false LTL model checker
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 10/1997 1/5 RERS17pb113-PT-5-LTLCardinality-04 883 m, 88 m/sec, 882 t fired, .
25 EG EXCL 10/399 1/32 RERS17pb113-PT-5-LTLCardinality-12 701 m, 72 m/sec, 700 t fired, .
Time elapsed: 1613 secs. Pages in use: 7
# running tasks: 2 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-03: LTL false LTL model checker
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 15/1997 1/5 RERS17pb113-PT-5-LTLCardinality-04 1337 m, 90 m/sec, 1336 t fired, .
25 EG EXCL 15/399 1/32 RERS17pb113-PT-5-LTLCardinality-12 1068 m, 73 m/sec, 1067 t fired, .
Time elapsed: 1618 secs. Pages in use: 7
# running tasks: 2 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-03: LTL false LTL model checker
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 20/1997 1/5 RERS17pb113-PT-5-LTLCardinality-04 1767 m, 86 m/sec, 1766 t fired, .
25 EG EXCL 20/399 1/32 RERS17pb113-PT-5-LTLCardinality-12 1434 m, 73 m/sec, 1433 t fired, .
Time elapsed: 1623 secs. Pages in use: 7
# running tasks: 2 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-03: LTL false LTL model checker
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 25/1997 1/5 RERS17pb113-PT-5-LTLCardinality-04 2221 m, 90 m/sec, 2220 t fired, .
25 EG EXCL 25/399 1/32 RERS17pb113-PT-5-LTLCardinality-12 1823 m, 77 m/sec, 1822 t fired, .
Time elapsed: 1628 secs. Pages in use: 7
# running tasks: 2 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-03: LTL false LTL model checker
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 30/1997 1/5 RERS17pb113-PT-5-LTLCardinality-04 2552 m, 66 m/sec, 2551 t fired, .
25 EG EXCL 30/399 1/32 RERS17pb113-PT-5-LTLCardinality-12 2218 m, 79 m/sec, 2217 t fired, .
Time elapsed: 1633 secs. Pages in use: 7
# running tasks: 2 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-03: LTL false LTL model checker
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 35/1997 1/5 RERS17pb113-PT-5-LTLCardinality-04 2906 m, 70 m/sec, 2905 t fired, .
25 EG EXCL 35/399 1/32 RERS17pb113-PT-5-LTLCardinality-12 2545 m, 65 m/sec, 2544 t fired, .
Time elapsed: 1638 secs. Pages in use: 7
# running tasks: 2 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-03: LTL false LTL model checker
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 40/1997 1/5 RERS17pb113-PT-5-LTLCardinality-04 3279 m, 74 m/sec, 3278 t fired, .
25 EG EXCL 40/399 1/32 RERS17pb113-PT-5-LTLCardinality-12 2732 m, 37 m/sec, 2731 t fired, .
Time elapsed: 1643 secs. Pages in use: 7
# running tasks: 2 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-03: LTL false LTL model checker
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 45/1997 1/5 RERS17pb113-PT-5-LTLCardinality-04 3550 m, 54 m/sec, 3549 t fired, .
25 EG EXCL 45/399 1/32 RERS17pb113-PT-5-LTLCardinality-12 3048 m, 63 m/sec, 3047 t fired, .
Time elapsed: 1648 secs. Pages in use: 7
# running tasks: 2 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-03: LTL false LTL model checker
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 50/1997 1/5 RERS17pb113-PT-5-LTLCardinality-04 3729 m, 35 m/sec, 3728 t fired, .
25 EG EXCL 50/399 1/32 RERS17pb113-PT-5-LTLCardinality-12 3221 m, 34 m/sec, 3220 t fired, .
Time elapsed: 1653 secs. Pages in use: 7
# running tasks: 2 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-03: LTL false LTL model checker
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 55/1997 1/5 RERS17pb113-PT-5-LTLCardinality-04 4029 m, 60 m/sec, 4028 t fired, .
25 EG EXCL 55/399 1/32 RERS17pb113-PT-5-LTLCardinality-12 3478 m, 51 m/sec, 3477 t fired, .
Time elapsed: 1658 secs. Pages in use: 7
# running tasks: 2 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-03: LTL false LTL model checker
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 60/1997 1/5 RERS17pb113-PT-5-LTLCardinality-04 4396 m, 73 m/sec, 4395 t fired, .
25 EG EXCL 60/399 1/32 RERS17pb113-PT-5-LTLCardinality-12 3875 m, 79 m/sec, 3874 t fired, .
Time elapsed: 1663 secs. Pages in use: 7
# running tasks: 2 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-03: LTL false LTL model checker
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 65/1997 1/5 RERS17pb113-PT-5-LTLCardinality-04 4823 m, 85 m/sec, 4822 t fired, .
25 EG EXCL 65/399 1/32 RERS17pb113-PT-5-LTLCardinality-12 4282 m, 81 m/sec, 4281 t fired, .
Time elapsed: 1668 secs. Pages in use: 7
# running tasks: 2 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-03: LTL false LTL model checker
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 70/1997 1/5 RERS17pb113-PT-5-LTLCardinality-04 5252 m, 85 m/sec, 5251 t fired, .
25 EG EXCL 70/399 1/32 RERS17pb113-PT-5-LTLCardinality-12 4712 m, 86 m/sec, 4711 t fired, .
Time elapsed: 1673 secs. Pages in use: 7
# running tasks: 2 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-03: LTL false LTL model checker
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 75/1997 1/5 RERS17pb113-PT-5-LTLCardinality-04 5682 m, 86 m/sec, 5681 t fired, .
25 EG EXCL 75/399 1/32 RERS17pb113-PT-5-LTLCardinality-12 5130 m, 83 m/sec, 5129 t fired, .
Time elapsed: 1678 secs. Pages in use: 7
# running tasks: 2 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-03: LTL false LTL model checker
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 80/1997 1/5 RERS17pb113-PT-5-LTLCardinality-04 6090 m, 81 m/sec, 6089 t fired, .
25 EG EXCL 80/399 1/32 RERS17pb113-PT-5-LTLCardinality-12 5535 m, 81 m/sec, 5534 t fired, .
Time elapsed: 1683 secs. Pages in use: 7
# running tasks: 2 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-03: LTL false LTL model checker
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 85/1997 1/5 RERS17pb113-PT-5-LTLCardinality-04 6450 m, 72 m/sec, 6449 t fired, .
25 EG EXCL 85/399 1/32 RERS17pb113-PT-5-LTLCardinality-12 5942 m, 81 m/sec, 5941 t fired, .
Time elapsed: 1688 secs. Pages in use: 7
# running tasks: 2 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-03: LTL false LTL model checker
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 90/1997 1/5 RERS17pb113-PT-5-LTLCardinality-04 6901 m, 90 m/sec, 6900 t fired, .
25 EG EXCL 90/399 1/32 RERS17pb113-PT-5-LTLCardinality-12 6350 m, 81 m/sec, 6349 t fired, .
Time elapsed: 1693 secs. Pages in use: 7
# running tasks: 2 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-03: LTL false LTL model checker
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 95/1997 1/5 RERS17pb113-PT-5-LTLCardinality-04 7317 m, 83 m/sec, 7316 t fired, .
25 EG EXCL 95/399 1/32 RERS17pb113-PT-5-LTLCardinality-12 6755 m, 81 m/sec, 6754 t fired, .
Time elapsed: 1698 secs. Pages in use: 7
# running tasks: 2 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-03: LTL false LTL model checker
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 100/1997 1/5 RERS17pb113-PT-5-LTLCardinality-04 7726 m, 81 m/sec, 7725 t fired, .
25 EG EXCL 100/399 1/32 RERS17pb113-PT-5-LTLCardinality-12 7169 m, 82 m/sec, 7168 t fired, .
Time elapsed: 1703 secs. Pages in use: 7
# running tasks: 2 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-03: LTL false LTL model checker
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 105/1997 1/5 RERS17pb113-PT-5-LTLCardinality-04 8180 m, 90 m/sec, 8179 t fired, .
25 EG EXCL 105/399 1/32 RERS17pb113-PT-5-LTLCardinality-12 7576 m, 81 m/sec, 7575 t fired, .
Time elapsed: 1708 secs. Pages in use: 7
# running tasks: 2 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-03: LTL false LTL model checker
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 110/1997 1/5 RERS17pb113-PT-5-LTLCardinality-04 8552 m, 74 m/sec, 8551 t fired, .
25 EG EXCL 110/399 1/32 RERS17pb113-PT-5-LTLCardinality-12 7977 m, 80 m/sec, 7976 t fired, .
Time elapsed: 1713 secs. Pages in use: 7
# running tasks: 2 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-03: LTL false LTL model checker
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 115/1997 1/5 RERS17pb113-PT-5-LTLCardinality-04 9023 m, 94 m/sec, 9022 t fired, .
25 EG EXCL 115/399 1/32 RERS17pb113-PT-5-LTLCardinality-12 8379 m, 80 m/sec, 8378 t fired, .
Time elapsed: 1718 secs. Pages in use: 7
# running tasks: 2 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-03: LTL false LTL model checker
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 120/1997 1/5 RERS17pb113-PT-5-LTLCardinality-04 9442 m, 83 m/sec, 9441 t fired, .
25 EG EXCL 120/399 1/32 RERS17pb113-PT-5-LTLCardinality-12 8776 m, 79 m/sec, 8775 t fired, .
Time elapsed: 1723 secs. Pages in use: 7
# running tasks: 2 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-03: LTL false LTL model checker
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 125/1997 1/5 RERS17pb113-PT-5-LTLCardinality-04 9851 m, 81 m/sec, 9850 t fired, .
25 EG EXCL 125/399 1/32 RERS17pb113-PT-5-LTLCardinality-12 9181 m, 81 m/sec, 9180 t fired, .
Time elapsed: 1728 secs. Pages in use: 7
# running tasks: 2 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-03: LTL false LTL model checker
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 130/1997 1/5 RERS17pb113-PT-5-LTLCardinality-04 10243 m, 78 m/sec, 10242 t fired, .
25 EG EXCL 130/399 1/32 RERS17pb113-PT-5-LTLCardinality-12 9590 m, 81 m/sec, 9589 t fired, .
Time elapsed: 1733 secs. Pages in use: 7
# running tasks: 2 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-03: LTL false LTL model checker
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 135/1997 1/5 RERS17pb113-PT-5-LTLCardinality-04 10634 m, 78 m/sec, 10633 t fired, .
25 EG EXCL 135/399 1/32 RERS17pb113-PT-5-LTLCardinality-12 10003 m, 82 m/sec, 10002 t fired, .
Time elapsed: 1738 secs. Pages in use: 7
# running tasks: 2 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-03: LTL false LTL model checker
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 140/1997 1/5 RERS17pb113-PT-5-LTLCardinality-04 11031 m, 79 m/sec, 11030 t fired, .
25 EG EXCL 140/399 1/32 RERS17pb113-PT-5-LTLCardinality-12 10414 m, 82 m/sec, 10413 t fired, .
Time elapsed: 1743 secs. Pages in use: 7
# running tasks: 2 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-03: LTL false LTL model checker
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 145/1997 1/5 RERS17pb113-PT-5-LTLCardinality-04 11473 m, 88 m/sec, 11472 t fired, .
25 EG EXCL 145/399 1/32 RERS17pb113-PT-5-LTLCardinality-12 10820 m, 81 m/sec, 10819 t fired, .
Time elapsed: 1748 secs. Pages in use: 7
# running tasks: 2 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-03: LTL false LTL model checker
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 150/1997 1/5 RERS17pb113-PT-5-LTLCardinality-04 11873 m, 80 m/sec, 11872 t fired, .
25 EG EXCL 150/399 1/32 RERS17pb113-PT-5-LTLCardinality-12 11205 m, 77 m/sec, 11204 t fired, .
Time elapsed: 1753 secs. Pages in use: 7
# running tasks: 2 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-03: LTL false LTL model checker
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 155/1997 1/5 RERS17pb113-PT-5-LTLCardinality-04 12199 m, 65 m/sec, 12198 t fired, .
25 EG EXCL 155/399 1/32 RERS17pb113-PT-5-LTLCardinality-12 11608 m, 80 m/sec, 11607 t fired, .
Time elapsed: 1758 secs. Pages in use: 7
# running tasks: 2 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-03: LTL false LTL model checker
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 160/1997 1/5 RERS17pb113-PT-5-LTLCardinality-04 12655 m, 91 m/sec, 12654 t fired, .
25 EG EXCL 160/399 1/32 RERS17pb113-PT-5-LTLCardinality-12 12018 m, 82 m/sec, 12017 t fired, .
Time elapsed: 1763 secs. Pages in use: 7
# running tasks: 2 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-03: LTL false LTL model checker
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 165/1997 1/5 RERS17pb113-PT-5-LTLCardinality-04 13046 m, 78 m/sec, 13045 t fired, .
25 EG EXCL 165/399 1/32 RERS17pb113-PT-5-LTLCardinality-12 12434 m, 83 m/sec, 12433 t fired, .
Time elapsed: 1768 secs. Pages in use: 7
# running tasks: 2 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-03: LTL false LTL model checker
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 170/1997 1/5 RERS17pb113-PT-5-LTLCardinality-04 13470 m, 84 m/sec, 13469 t fired, .
25 EG EXCL 170/399 1/32 RERS17pb113-PT-5-LTLCardinality-12 12849 m, 83 m/sec, 12848 t fired, .
Time elapsed: 1773 secs. Pages in use: 7
# running tasks: 2 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-03: LTL false LTL model checker
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 175/1997 1/5 RERS17pb113-PT-5-LTLCardinality-04 13719 m, 49 m/sec, 13718 t fired, .
25 EG EXCL 175/399 1/32 RERS17pb113-PT-5-LTLCardinality-12 13263 m, 82 m/sec, 13262 t fired, .
Time elapsed: 1778 secs. Pages in use: 7
# running tasks: 2 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-03: LTL false LTL model checker
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 180/1997 1/5 RERS17pb113-PT-5-LTLCardinality-04 13915 m, 39 m/sec, 13914 t fired, .
25 EG EXCL 180/399 1/32 RERS17pb113-PT-5-LTLCardinality-12 13674 m, 82 m/sec, 13673 t fired, .
Time elapsed: 1783 secs. Pages in use: 7
# running tasks: 2 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-03: LTL false LTL model checker
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 185/1997 1/5 RERS17pb113-PT-5-LTLCardinality-04 14135 m, 44 m/sec, 14134 t fired, .
25 EG EXCL 185/399 1/32 RERS17pb113-PT-5-LTLCardinality-12 14086 m, 82 m/sec, 14085 t fired, .
Time elapsed: 1788 secs. Pages in use: 7
# running tasks: 2 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-03: LTL false LTL model checker
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 190/1997 1/5 RERS17pb113-PT-5-LTLCardinality-04 14318 m, 36 m/sec, 14317 t fired, .
25 EG EXCL 190/399 1/32 RERS17pb113-PT-5-LTLCardinality-12 14497 m, 82 m/sec, 14496 t fired, .
Time elapsed: 1793 secs. Pages in use: 7
# running tasks: 2 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-03: LTL false LTL model checker
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-5-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-5-LTLCardinality-12: F 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 195/1997 1/5 RERS17pb113-PT-5-LTLCardinality-04 14666 m, 69 m/sec, 14665 t fired, .
25 EG EXCL 195/399 1/32 RERS17pb113-PT-5-LTLCardinality-12 14905 m, 81 m/sec, 14904 t fired, .
Time elapsed: 1798 secs. Pages in use: 7
# running tasks: 2 of 4 Visible: 7
lola: caught signal Terminated - aborting LoLA
FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-5-LTLCardinality-01: LTL unknown AGGR
RERS17pb113-PT-5-LTLCardinality-02: LTL unknown AGGR
RERS17pb113-PT-5-LTLCardinality-03: LTL false LTL model checker
RERS17pb113-PT-5-LTLCardinality-04: LTL unknown AGGR
RERS17pb113-PT-5-LTLCardinality-05: LTL unknown AGGR
RERS17pb113-PT-5-LTLCardinality-12: F unknown AGGR
RERS17pb113-PT-5-LTLCardinality-13: CONJ false LTL model checker
Time elapsed: 1800 secs. Pages in use: 7
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="RERS17pb113-PT-5"
export BK_EXAMINATION="LTLCardinality"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is RERS17pb113-PT-5, examination is LTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r327-tall-167889199100035"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/RERS17pb113-PT-5.tgz
mv RERS17pb113-PT-5 execution
cd execution
if [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "UpperBounds" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] || [ "LTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;