About the Execution of LoLA for RefineWMG-PT-015016
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 6480.544 | 135397.00 | 107040.00 | 420.30 | FTT???T?FTF???F? | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2023-input.r326-tall-167889198600602.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lola
Input is RefineWMG-PT-015016, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r326-tall-167889198600602
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 440K
-rw-r--r-- 1 mcc users 5.7K Feb 26 16:04 CTLCardinality.txt
-rw-r--r-- 1 mcc users 55K Feb 26 16:04 CTLCardinality.xml
-rw-r--r-- 1 mcc users 4.3K Feb 26 16:02 CTLFireability.txt
-rw-r--r-- 1 mcc users 35K Feb 26 16:02 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:41 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 5.9K Jan 29 11:41 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.4K Feb 25 16:43 LTLCardinality.txt
-rw-r--r-- 1 mcc users 22K Feb 25 16:43 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.2K Feb 25 16:43 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K Feb 25 16:43 LTLFireability.xml
-rw-r--r-- 1 mcc users 12K Feb 26 16:05 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 119K Feb 26 16:05 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 7.8K Feb 26 16:04 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 68K Feb 26 16:04 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Feb 25 16:43 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Feb 25 16:43 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 equiv_col
-rw-r--r-- 1 mcc users 7 Mar 5 18:23 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 iscolored
-rw-r--r-- 1 mcc users 35K Mar 5 18:23 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME RefineWMG-PT-015016-CTLFireability-00
FORMULA_NAME RefineWMG-PT-015016-CTLFireability-01
FORMULA_NAME RefineWMG-PT-015016-CTLFireability-02
FORMULA_NAME RefineWMG-PT-015016-CTLFireability-03
FORMULA_NAME RefineWMG-PT-015016-CTLFireability-04
FORMULA_NAME RefineWMG-PT-015016-CTLFireability-05
FORMULA_NAME RefineWMG-PT-015016-CTLFireability-06
FORMULA_NAME RefineWMG-PT-015016-CTLFireability-07
FORMULA_NAME RefineWMG-PT-015016-CTLFireability-08
FORMULA_NAME RefineWMG-PT-015016-CTLFireability-09
FORMULA_NAME RefineWMG-PT-015016-CTLFireability-10
FORMULA_NAME RefineWMG-PT-015016-CTLFireability-11
FORMULA_NAME RefineWMG-PT-015016-CTLFireability-12
FORMULA_NAME RefineWMG-PT-015016-CTLFireability-13
FORMULA_NAME RefineWMG-PT-015016-CTLFireability-14
FORMULA_NAME RefineWMG-PT-015016-CTLFireability-15
=== Now, execution of the tool begins
BK_START 1679066413866
bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lola
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=RefineWMG-PT-015016
Not applying reductions.
Model is PT
CTLFireability PT
starting LoLA
BK_INPUT RefineWMG-PT-015016
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../lola/bin/
current directory: /home/mcc/execution
CTLFireability
FORMULA RefineWMG-PT-015016-CTLFireability-02 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA RefineWMG-PT-015016-CTLFireability-09 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA RefineWMG-PT-015016-CTLFireability-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA RefineWMG-PT-015016-CTLFireability-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA RefineWMG-PT-015016-CTLFireability-06 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA RefineWMG-PT-015016-CTLFireability-01 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA RefineWMG-PT-015016-CTLFireability-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA RefineWMG-PT-015016-CTLFireability-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1679066549263
--------------------
content from stderr:
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:469
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:472
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:469
lola: rewrite Frontend/Parser/formula_rewrite.k:454
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:388
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:457
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: LAUNCH task # 16 (type EXCL) for 15 RefineWMG-PT-015016-CTLFireability-05
lola: time limit : 225 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 48 (type FNDP) for 6 RefineWMG-PT-015016-CTLFireability-02
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 49 (type EQUN) for 6 RefineWMG-PT-015016-CTLFireability-02
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 52 (type SRCH) for 6 RefineWMG-PT-015016-CTLFireability-02
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:703
lola: FINISHED task # 48 (type FNDP) for RefineWMG-PT-015016-CTLFireability-02
lola: result : true
lola: fired transitions : 1
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 49 (type EQUN) for RefineWMG-PT-015016-CTLFireability-02 (obsolete)
lola: CANCELED task # 52 (type SRCH) for RefineWMG-PT-015016-CTLFireability-02 (obsolete)
lola: LAUNCH task # 51 (type FNDP) for 27 RefineWMG-PT-015016-CTLFireability-09
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 53 (type EQUN) for 27 RefineWMG-PT-015016-CTLFireability-09
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 55 (type SRCH) for 27 RefineWMG-PT-015016-CTLFireability-09
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 55 (type SRCH) for RefineWMG-PT-015016-CTLFireability-09
lola: result : unknown
lola: markings : 1
lola: time used : 1.000000
lola: memory pages used : 1
sara: try reading problem file /home/mcc/execution/CTLFireability-49.sara.
sara: try reading problem file /home/mcc/execution/CTLFireability-53.sara.
lola: FINISHED task # 51 (type FNDP) for RefineWMG-PT-015016-CTLFireability-09
lola: result : true
lola: fired transitions : 1
lola: tried executions : 1
lola: time used : 1.000000
lola: memory pages used : 0
lola: CANCELED task # 53 (type EQUN) for RefineWMG-PT-015016-CTLFireability-09 (obsolete)
lola: FINISHED task # 53 (type EQUN) for RefineWMG-PT-015016-CTLFireability-09
lola: result : unknown
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: FINISHED task # 49 (type EQUN) for RefineWMG-PT-015016-CTLFireability-02
lola: result : true
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:753
lola: rewrite Frontend/Parser/formula_rewrite.k:788
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RefineWMG-PT-015016-CTLFireability-02: EF true findpath
RefineWMG-PT-015016-CTLFireability-09: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RefineWMG-PT-015016-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-015016-CTLFireability-01: AGEF 0 1 0 0 1 0 0 0
RefineWMG-PT-015016-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-015016-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-015016-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
RefineWMG-PT-015016-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-015016-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-015016-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-015016-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-015016-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-015016-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-015016-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-015016-CTLFireability-14: AXAG 0 1 0 0 1 0 0 0
RefineWMG-PT-015016-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 5/257 17/32 RefineWMG-PT-015016-CTLFireability-05 3178040 m, 635608 m/sec, 5402610 t fired, .
Time elapsed: 5 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RefineWMG-PT-015016-CTLFireability-02: EF true findpath
RefineWMG-PT-015016-CTLFireability-09: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RefineWMG-PT-015016-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-015016-CTLFireability-01: AGEF 0 1 0 0 1 0 0 0
RefineWMG-PT-015016-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-015016-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-015016-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
RefineWMG-PT-015016-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-015016-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-015016-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-015016-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-015016-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-015016-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-015016-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-015016-CTLFireability-14: AXAG 0 1 0 0 1 0 0 0
RefineWMG-PT-015016-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 10/257 32/32 RefineWMG-PT-015016-CTLFireability-05 6181762 m, 600744 m/sec, 10676320 t fired, .
Time elapsed: 10 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 16 (type EXCL) for RefineWMG-PT-015016-CTLFireability-05 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RefineWMG-PT-015016-CTLFireability-02: EF true findpath
RefineWMG-PT-015016-CTLFireability-09: EF true findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RefineWMG-PT-015016-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-015016-CTLFireability-01: AGEF 0 1 0 0 1 0 0 0
RefineWMG-PT-015016-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-015016-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-015016-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-015016-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-015016-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-015016-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-015016-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-015016-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-015016-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-015016-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-015016-CTLFireability-14: AXAG 0 1 0 0 1 0 0 0
RefineWMG-PT-015016-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 15 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 56 (type EXCL) for 42 RefineWMG-PT-015016-CTLFireability-14
lola: time limit : 275 sec
lola: memory limit: 32 pages
lola: FINISHED task # 56 (type EXCL) for RefineWMG-PT-015016-CTLFireability-14
lola: result : true
lola: markings : 17
lola: fired transitions : 16
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 46 (type EXCL) for 45 RefineWMG-PT-015016-CTLFireability-15
lola: time limit : 298 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RefineWMG-PT-015016-CTLFireability-02: EF true findpath
RefineWMG-PT-015016-CTLFireability-09: EF true findpath
RefineWMG-PT-015016-CTLFireability-14: AXAG false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RefineWMG-PT-015016-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-015016-CTLFireability-01: AGEF 0 1 0 0 1 0 0 0
RefineWMG-PT-015016-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-015016-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-015016-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-015016-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-015016-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-015016-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-015016-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-015016-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-015016-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-015016-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-015016-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 CTL EXCL 5/298 11/32 RefineWMG-PT-015016-CTLFireability-15 1931971 m, 386394 m/sec, 3637482 t fired, .
Time elapsed: 20 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RefineWMG-PT-015016-CTLFireability-02: EF true findpath
RefineWMG-PT-015016-CTLFireability-09: EF true findpath
RefineWMG-PT-015016-CTLFireability-14: AXAG false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RefineWMG-PT-015016-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-015016-CTLFireability-01: AGEF 0 1 0 0 1 0 0 0
RefineWMG-PT-015016-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-015016-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-015016-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-015016-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-015016-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-015016-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-015016-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-015016-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-015016-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-015016-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-015016-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 CTL EXCL 10/298 22/32 RefineWMG-PT-015016-CTLFireability-15 3796630 m, 372931 m/sec, 7148282 t fired, .
Time elapsed: 25 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RefineWMG-PT-015016-CTLFireability-02: EF true findpath
RefineWMG-PT-015016-CTLFireability-09: EF true findpath
RefineWMG-PT-015016-CTLFireability-14: AXAG false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RefineWMG-PT-015016-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-015016-CTLFireability-01: AGEF 0 1 0 0 1 0 0 0
RefineWMG-PT-015016-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-015016-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-015016-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-015016-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-015016-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-015016-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-015016-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-015016-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-015016-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-015016-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-015016-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 CTL EXCL 15/298 31/32 RefineWMG-PT-015016-CTLFireability-15 5622984 m, 365270 m/sec, 10586984 t fired, .
Time elapsed: 30 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 46 (type EXCL) for RefineWMG-PT-015016-CTLFireability-15 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RefineWMG-PT-015016-CTLFireability-02: EF true findpath
RefineWMG-PT-015016-CTLFireability-09: EF true findpath
RefineWMG-PT-015016-CTLFireability-14: AXAG false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RefineWMG-PT-015016-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-015016-CTLFireability-01: AGEF 0 1 0 0 1 0 0 0
RefineWMG-PT-015016-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-015016-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-015016-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-015016-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-015016-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-015016-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-015016-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-015016-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-015016-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-015016-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-015016-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 35 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 40 (type EXCL) for 39 RefineWMG-PT-015016-CTLFireability-13
lola: time limit : 324 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RefineWMG-PT-015016-CTLFireability-02: EF true findpath
RefineWMG-PT-015016-CTLFireability-09: EF true findpath
RefineWMG-PT-015016-CTLFireability-14: AXAG false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RefineWMG-PT-015016-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-015016-CTLFireability-01: AGEF 0 1 0 0 1 0 0 0
RefineWMG-PT-015016-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-015016-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-015016-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-015016-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-015016-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-015016-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-015016-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-015016-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-015016-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-015016-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
RefineWMG-PT-015016-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 5/324 16/32 RefineWMG-PT-015016-CTLFireability-13 2848619 m, 569723 m/sec, 7210542 t fired, .
Time elapsed: 40 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RefineWMG-PT-015016-CTLFireability-02: EF true findpath
RefineWMG-PT-015016-CTLFireability-09: EF true findpath
RefineWMG-PT-015016-CTLFireability-14: AXAG false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RefineWMG-PT-015016-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-015016-CTLFireability-01: AGEF 0 1 0 0 1 0 0 0
RefineWMG-PT-015016-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-015016-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-015016-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-015016-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-015016-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-015016-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-015016-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-015016-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-015016-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-015016-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
RefineWMG-PT-015016-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 10/324 30/32 RefineWMG-PT-015016-CTLFireability-13 5574818 m, 545239 m/sec, 14111230 t fired, .
Time elapsed: 45 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 40 (type EXCL) for RefineWMG-PT-015016-CTLFireability-13 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RefineWMG-PT-015016-CTLFireability-02: EF true findpath
RefineWMG-PT-015016-CTLFireability-09: EF true findpath
RefineWMG-PT-015016-CTLFireability-14: AXAG false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RefineWMG-PT-015016-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-015016-CTLFireability-01: AGEF 0 1 0 0 1 0 0 0
RefineWMG-PT-015016-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-015016-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-015016-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-015016-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-015016-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-015016-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-015016-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-015016-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-015016-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-015016-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-015016-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 50 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 37 (type EXCL) for 36 RefineWMG-PT-015016-CTLFireability-12
lola: time limit : 355 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RefineWMG-PT-015016-CTLFireability-02: EF true findpath
RefineWMG-PT-015016-CTLFireability-09: EF true findpath
RefineWMG-PT-015016-CTLFireability-14: AXAG false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RefineWMG-PT-015016-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-015016-CTLFireability-01: AGEF 0 1 0 0 1 0 0 0
RefineWMG-PT-015016-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-015016-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-015016-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-015016-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-015016-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-015016-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-015016-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-015016-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-015016-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RefineWMG-PT-015016-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-015016-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 5/355 14/32 RefineWMG-PT-015016-CTLFireability-12 2500513 m, 500102 m/sec, 4092963 t fired, .
Time elapsed: 55 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RefineWMG-PT-015016-CTLFireability-02: EF true findpath
RefineWMG-PT-015016-CTLFireability-09: EF true findpath
RefineWMG-PT-015016-CTLFireability-14: AXAG false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RefineWMG-PT-015016-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-015016-CTLFireability-01: AGEF 0 1 0 0 1 0 0 0
RefineWMG-PT-015016-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-015016-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-015016-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-015016-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-015016-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-015016-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-015016-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-015016-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-015016-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
RefineWMG-PT-015016-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-015016-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 10/355 27/32 RefineWMG-PT-015016-CTLFireability-12 4820874 m, 464072 m/sec, 7891008 t fired, .
Time elapsed: 60 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 37 (type EXCL) for RefineWMG-PT-015016-CTLFireability-12 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RefineWMG-PT-015016-CTLFireability-02: EF true findpath
RefineWMG-PT-015016-CTLFireability-09: EF true findpath
RefineWMG-PT-015016-CTLFireability-14: AXAG false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RefineWMG-PT-015016-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-015016-CTLFireability-01: AGEF 0 1 0 0 1 0 0 0
RefineWMG-PT-015016-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-015016-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-015016-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-015016-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-015016-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-015016-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-015016-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-015016-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-015016-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-015016-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-015016-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 65 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 34 (type EXCL) for 33 RefineWMG-PT-015016-CTLFireability-11
lola: time limit : 392 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RefineWMG-PT-015016-CTLFireability-02: EF true findpath
RefineWMG-PT-015016-CTLFireability-09: EF true findpath
RefineWMG-PT-015016-CTLFireability-14: AXAG false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RefineWMG-PT-015016-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-015016-CTLFireability-01: AGEF 0 1 0 0 1 0 0 0
RefineWMG-PT-015016-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-015016-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-015016-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-015016-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-015016-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-015016-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-015016-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-015016-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
RefineWMG-PT-015016-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-015016-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-015016-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 5/392 16/32 RefineWMG-PT-015016-CTLFireability-11 2867973 m, 573594 m/sec, 7259541 t fired, .
Time elapsed: 70 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RefineWMG-PT-015016-CTLFireability-02: EF true findpath
RefineWMG-PT-015016-CTLFireability-09: EF true findpath
RefineWMG-PT-015016-CTLFireability-14: AXAG false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RefineWMG-PT-015016-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-015016-CTLFireability-01: AGEF 0 1 0 0 1 0 0 0
RefineWMG-PT-015016-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-015016-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-015016-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-015016-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-015016-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-015016-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-015016-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-015016-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
RefineWMG-PT-015016-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-015016-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-015016-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 10/392 30/32 RefineWMG-PT-015016-CTLFireability-11 5608535 m, 548112 m/sec, 14196572 t fired, .
Time elapsed: 75 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 34 (type EXCL) for RefineWMG-PT-015016-CTLFireability-11 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RefineWMG-PT-015016-CTLFireability-02: EF true findpath
RefineWMG-PT-015016-CTLFireability-09: EF true findpath
RefineWMG-PT-015016-CTLFireability-14: AXAG false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RefineWMG-PT-015016-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-015016-CTLFireability-01: AGEF 0 1 0 0 1 0 0 0
RefineWMG-PT-015016-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-015016-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-015016-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-015016-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-015016-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-015016-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-015016-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-015016-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-015016-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-015016-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-015016-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 80 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 31 (type EXCL) for 30 RefineWMG-PT-015016-CTLFireability-10
lola: time limit : 440 sec
lola: memory limit: 32 pages
lola: FINISHED task # 31 (type EXCL) for RefineWMG-PT-015016-CTLFireability-10
lola: result : false
lola: markings : 145
lola: fired transitions : 191
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 22 (type EXCL) for 21 RefineWMG-PT-015016-CTLFireability-07
lola: time limit : 502 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RefineWMG-PT-015016-CTLFireability-02: EF true findpath
RefineWMG-PT-015016-CTLFireability-09: EF true findpath
RefineWMG-PT-015016-CTLFireability-10: CTL false CTL model checker
RefineWMG-PT-015016-CTLFireability-14: AXAG false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RefineWMG-PT-015016-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-015016-CTLFireability-01: AGEF 0 1 0 0 1 0 0 0
RefineWMG-PT-015016-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-015016-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-015016-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-015016-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-015016-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
RefineWMG-PT-015016-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-015016-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-015016-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-015016-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-015016-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 5/502 14/32 RefineWMG-PT-015016-CTLFireability-07 2583828 m, 516765 m/sec, 6540287 t fired, .
Time elapsed: 85 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RefineWMG-PT-015016-CTLFireability-02: EF true findpath
RefineWMG-PT-015016-CTLFireability-09: EF true findpath
RefineWMG-PT-015016-CTLFireability-10: CTL false CTL model checker
RefineWMG-PT-015016-CTLFireability-14: AXAG false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RefineWMG-PT-015016-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-015016-CTLFireability-01: AGEF 0 1 0 0 1 0 0 0
RefineWMG-PT-015016-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-015016-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-015016-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-015016-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-015016-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
RefineWMG-PT-015016-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-015016-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-015016-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-015016-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-015016-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 10/502 27/32 RefineWMG-PT-015016-CTLFireability-07 4956080 m, 474450 m/sec, 12545039 t fired, .
Time elapsed: 90 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 22 (type EXCL) for RefineWMG-PT-015016-CTLFireability-07 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RefineWMG-PT-015016-CTLFireability-02: EF true findpath
RefineWMG-PT-015016-CTLFireability-09: EF true findpath
RefineWMG-PT-015016-CTLFireability-10: CTL false CTL model checker
RefineWMG-PT-015016-CTLFireability-14: AXAG false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RefineWMG-PT-015016-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-015016-CTLFireability-01: AGEF 0 1 0 0 1 0 0 0
RefineWMG-PT-015016-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-015016-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-015016-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-015016-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-015016-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-015016-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-015016-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-015016-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-015016-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-015016-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 95 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 19 (type EXCL) for 18 RefineWMG-PT-015016-CTLFireability-06
lola: time limit : 584 sec
lola: memory limit: 32 pages
lola: FINISHED task # 19 (type EXCL) for RefineWMG-PT-015016-CTLFireability-06
lola: result : true
lola: markings : 316
lola: fired transitions : 523
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 13 (type EXCL) for 12 RefineWMG-PT-015016-CTLFireability-04
lola: time limit : 700 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RefineWMG-PT-015016-CTLFireability-02: EF true findpath
RefineWMG-PT-015016-CTLFireability-06: CTL true CTL model checker
RefineWMG-PT-015016-CTLFireability-09: EF true findpath
RefineWMG-PT-015016-CTLFireability-10: CTL false CTL model checker
RefineWMG-PT-015016-CTLFireability-14: AXAG false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RefineWMG-PT-015016-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-015016-CTLFireability-01: AGEF 0 1 0 0 1 0 0 0
RefineWMG-PT-015016-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-015016-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
RefineWMG-PT-015016-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-015016-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-015016-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-015016-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-015016-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-015016-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-015016-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 4/700 14/32 RefineWMG-PT-015016-CTLFireability-04 2640762 m, 528152 m/sec, 6101949 t fired, .
Time elapsed: 101 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RefineWMG-PT-015016-CTLFireability-02: EF true findpath
RefineWMG-PT-015016-CTLFireability-06: CTL true CTL model checker
RefineWMG-PT-015016-CTLFireability-09: EF true findpath
RefineWMG-PT-015016-CTLFireability-10: CTL false CTL model checker
RefineWMG-PT-015016-CTLFireability-14: AXAG false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RefineWMG-PT-015016-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-015016-CTLFireability-01: AGEF 0 1 0 0 1 0 0 0
RefineWMG-PT-015016-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-015016-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
RefineWMG-PT-015016-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-015016-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-015016-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-015016-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-015016-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-015016-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-015016-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 10/700 26/32 RefineWMG-PT-015016-CTLFireability-04 5038323 m, 479512 m/sec, 11795749 t fired, .
Time elapsed: 106 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 13 (type EXCL) for RefineWMG-PT-015016-CTLFireability-04 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RefineWMG-PT-015016-CTLFireability-02: EF true findpath
RefineWMG-PT-015016-CTLFireability-06: CTL true CTL model checker
RefineWMG-PT-015016-CTLFireability-09: EF true findpath
RefineWMG-PT-015016-CTLFireability-10: CTL false CTL model checker
RefineWMG-PT-015016-CTLFireability-14: AXAG false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RefineWMG-PT-015016-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-015016-CTLFireability-01: AGEF 0 1 0 0 1 0 0 0
RefineWMG-PT-015016-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-015016-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-015016-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-015016-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-015016-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
RefineWMG-PT-015016-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-015016-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-015016-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-015016-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 111 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 4 (type EXCL) for 3 RefineWMG-PT-015016-CTLFireability-01
lola: time limit : 872 sec
lola: memory limit: 32 pages
lola: FINISHED task # 4 (type EXCL) for RefineWMG-PT-015016-CTLFireability-01
lola: result : true
lola: markings : 132480
lola: fired transitions : 541740
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 25 (type EXCL) for 24 RefineWMG-PT-015016-CTLFireability-08
lola: time limit : 1163 sec
lola: memory limit: 32 pages
lola: FINISHED task # 25 (type EXCL) for RefineWMG-PT-015016-CTLFireability-08
lola: result : false
lola: markings : 482
lola: fired transitions : 1198
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 1 (type EXCL) for 0 RefineWMG-PT-015016-CTLFireability-00
lola: time limit : 1744 sec
lola: memory limit: 32 pages
lola: FINISHED task # 1 (type EXCL) for RefineWMG-PT-015016-CTLFireability-00
lola: result : false
lola: markings : 69
lola: fired transitions : 139
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 10 (type EXCL) for 9 RefineWMG-PT-015016-CTLFireability-03
lola: time limit : 3489 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RefineWMG-PT-015016-CTLFireability-00: CTL false CTL model checker
RefineWMG-PT-015016-CTLFireability-01: AGEF true tscc_search
RefineWMG-PT-015016-CTLFireability-02: EF true findpath
RefineWMG-PT-015016-CTLFireability-06: CTL true CTL model checker
RefineWMG-PT-015016-CTLFireability-08: CTL false CTL model checker
RefineWMG-PT-015016-CTLFireability-09: EF true findpath
RefineWMG-PT-015016-CTLFireability-10: CTL false CTL model checker
RefineWMG-PT-015016-CTLFireability-14: AXAG false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RefineWMG-PT-015016-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
RefineWMG-PT-015016-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-015016-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-015016-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-015016-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-015016-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-015016-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-015016-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 5/3489 11/32 RefineWMG-PT-015016-CTLFireability-03 2475918 m, 495183 m/sec, 8743047 t fired, .
Time elapsed: 116 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RefineWMG-PT-015016-CTLFireability-00: CTL false CTL model checker
RefineWMG-PT-015016-CTLFireability-01: AGEF true tscc_search
RefineWMG-PT-015016-CTLFireability-02: EF true findpath
RefineWMG-PT-015016-CTLFireability-06: CTL true CTL model checker
RefineWMG-PT-015016-CTLFireability-08: CTL false CTL model checker
RefineWMG-PT-015016-CTLFireability-09: EF true findpath
RefineWMG-PT-015016-CTLFireability-10: CTL false CTL model checker
RefineWMG-PT-015016-CTLFireability-14: AXAG false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RefineWMG-PT-015016-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
RefineWMG-PT-015016-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-015016-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-015016-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-015016-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-015016-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-015016-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-015016-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 10/3489 19/32 RefineWMG-PT-015016-CTLFireability-03 4518645 m, 408545 m/sec, 17548550 t fired, .
Time elapsed: 121 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RefineWMG-PT-015016-CTLFireability-00: CTL false CTL model checker
RefineWMG-PT-015016-CTLFireability-01: AGEF true tscc_search
RefineWMG-PT-015016-CTLFireability-02: EF true findpath
RefineWMG-PT-015016-CTLFireability-06: CTL true CTL model checker
RefineWMG-PT-015016-CTLFireability-08: CTL false CTL model checker
RefineWMG-PT-015016-CTLFireability-09: EF true findpath
RefineWMG-PT-015016-CTLFireability-10: CTL false CTL model checker
RefineWMG-PT-015016-CTLFireability-14: AXAG false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RefineWMG-PT-015016-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
RefineWMG-PT-015016-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-015016-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-015016-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-015016-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-015016-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-015016-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-015016-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 15/3489 26/32 RefineWMG-PT-015016-CTLFireability-03 6002957 m, 296862 m/sec, 26282542 t fired, .
Time elapsed: 126 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RefineWMG-PT-015016-CTLFireability-00: CTL false CTL model checker
RefineWMG-PT-015016-CTLFireability-01: AGEF true tscc_search
RefineWMG-PT-015016-CTLFireability-02: EF true findpath
RefineWMG-PT-015016-CTLFireability-06: CTL true CTL model checker
RefineWMG-PT-015016-CTLFireability-08: CTL false CTL model checker
RefineWMG-PT-015016-CTLFireability-09: EF true findpath
RefineWMG-PT-015016-CTLFireability-10: CTL false CTL model checker
RefineWMG-PT-015016-CTLFireability-14: AXAG false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RefineWMG-PT-015016-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
RefineWMG-PT-015016-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-015016-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-015016-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-015016-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-015016-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-015016-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-015016-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 20/3489 32/32 RefineWMG-PT-015016-CTLFireability-03 7454715 m, 290351 m/sec, 34824961 t fired, .
Time elapsed: 131 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 10 (type EXCL) for RefineWMG-PT-015016-CTLFireability-03 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RefineWMG-PT-015016-CTLFireability-00: CTL false CTL model checker
RefineWMG-PT-015016-CTLFireability-01: AGEF true tscc_search
RefineWMG-PT-015016-CTLFireability-02: EF true findpath
RefineWMG-PT-015016-CTLFireability-06: CTL true CTL model checker
RefineWMG-PT-015016-CTLFireability-08: CTL false CTL model checker
RefineWMG-PT-015016-CTLFireability-09: EF true findpath
RefineWMG-PT-015016-CTLFireability-10: CTL false CTL model checker
RefineWMG-PT-015016-CTLFireability-14: AXAG false state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RefineWMG-PT-015016-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-015016-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-015016-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-015016-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-015016-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-015016-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-015016-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
RefineWMG-PT-015016-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 136 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: Portfolio finished: no open tasks 16
FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RefineWMG-PT-015016-CTLFireability-00: CTL false CTL model checker
RefineWMG-PT-015016-CTLFireability-01: AGEF true tscc_search
RefineWMG-PT-015016-CTLFireability-02: EF true findpath
RefineWMG-PT-015016-CTLFireability-03: CTL unknown AGGR
RefineWMG-PT-015016-CTLFireability-04: CTL unknown AGGR
RefineWMG-PT-015016-CTLFireability-05: CTL unknown AGGR
RefineWMG-PT-015016-CTLFireability-06: CTL true CTL model checker
RefineWMG-PT-015016-CTLFireability-07: CTL unknown AGGR
RefineWMG-PT-015016-CTLFireability-08: CTL false CTL model checker
RefineWMG-PT-015016-CTLFireability-09: EF true findpath
RefineWMG-PT-015016-CTLFireability-10: CTL false CTL model checker
RefineWMG-PT-015016-CTLFireability-11: CTL unknown AGGR
RefineWMG-PT-015016-CTLFireability-12: CTL unknown AGGR
RefineWMG-PT-015016-CTLFireability-13: CTL unknown AGGR
RefineWMG-PT-015016-CTLFireability-14: AXAG false state space /EXEF
RefineWMG-PT-015016-CTLFireability-15: CTL unknown AGGR
Time elapsed: 136 secs. Pages in use: 32
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="RefineWMG-PT-015016"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lola"
echo " Input is RefineWMG-PT-015016, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r326-tall-167889198600602"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/RefineWMG-PT-015016.tgz
mv RefineWMG-PT-015016 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;