fond
Model Checking Contest 2023
13th edition, Paris, France, April 26, 2023 (at TOOLympics II)
Execution of r326-tall-167889198500498
Last Updated
May 14, 2023

About the Execution of LoLA for Referendum-PT-0100

Execution Summary
Max Memory
Used (MB)
Time wait (ms) CPU Usage (ms) I/O Wait (ms) Computed Result Execution
Status
2685.655 404744.00 396552.00 950.40 F??TFT???TFFFFFT normal

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r326-tall-167889198500498.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lola
Input is Referendum-PT-0100, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r326-tall-167889198500498
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 3.7M
-rw-r--r-- 1 mcc users 120K Feb 26 17:35 CTLCardinality.txt
-rw-r--r-- 1 mcc users 628K Feb 26 17:35 CTLCardinality.xml
-rw-r--r-- 1 mcc users 41K Feb 26 17:30 CTLFireability.txt
-rw-r--r-- 1 mcc users 309K Feb 26 17:30 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:41 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.8K Jan 29 11:41 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 59K Feb 25 16:42 LTLCardinality.txt
-rw-r--r-- 1 mcc users 212K Feb 25 16:42 LTLCardinality.xml
-rw-r--r-- 1 mcc users 19K Feb 25 16:42 LTLFireability.txt
-rw-r--r-- 1 mcc users 106K Feb 25 16:42 LTLFireability.xml
-rw-r--r-- 1 mcc users 158K Feb 26 17:44 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 802K Feb 26 17:44 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 129K Feb 26 17:38 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 986K Feb 26 17:38 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 11K Feb 25 16:42 UpperBounds.txt
-rw-r--r-- 1 mcc users 27K Feb 25 16:42 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 Mar 5 18:23 equiv_col
-rw-r--r-- 1 mcc users 5 Mar 5 18:23 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 iscolored
-rw-r--r-- 1 mcc users 113K Mar 5 18:23 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME Referendum-PT-0100-CTLFireability-00
FORMULA_NAME Referendum-PT-0100-CTLFireability-01
FORMULA_NAME Referendum-PT-0100-CTLFireability-02
FORMULA_NAME Referendum-PT-0100-CTLFireability-03
FORMULA_NAME Referendum-PT-0100-CTLFireability-04
FORMULA_NAME Referendum-PT-0100-CTLFireability-05
FORMULA_NAME Referendum-PT-0100-CTLFireability-06
FORMULA_NAME Referendum-PT-0100-CTLFireability-07
FORMULA_NAME Referendum-PT-0100-CTLFireability-08
FORMULA_NAME Referendum-PT-0100-CTLFireability-09
FORMULA_NAME Referendum-PT-0100-CTLFireability-10
FORMULA_NAME Referendum-PT-0100-CTLFireability-11
FORMULA_NAME Referendum-PT-0100-CTLFireability-12
FORMULA_NAME Referendum-PT-0100-CTLFireability-13
FORMULA_NAME Referendum-PT-0100-CTLFireability-14
FORMULA_NAME Referendum-PT-0100-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1679059593846

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lola
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=Referendum-PT-0100
Not applying reductions.
Model is PT
CTLFireability PT
starting LoLA
BK_INPUT Referendum-PT-0100
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../lola/bin/
current directory: /home/mcc/execution
CTLFireability

FORMULA Referendum-PT-0100-CTLFireability-03 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Referendum-PT-0100-CTLFireability-15 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Referendum-PT-0100-CTLFireability-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Referendum-PT-0100-CTLFireability-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Referendum-PT-0100-CTLFireability-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Referendum-PT-0100-CTLFireability-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Referendum-PT-0100-CTLFireability-09 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Referendum-PT-0100-CTLFireability-05 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Referendum-PT-0100-CTLFireability-04 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Referendum-PT-0100-CTLFireability-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Referendum-PT-0100-CTLFireability-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1679059998590

--------------------
content from stderr:

lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:475
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:475
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:469
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:457
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:472
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:388
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: RELEASE
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: NOTDEADLOCKFREE
lola: rewrite Frontend/Parser/formula_rewrite.k:715
lola: LAUNCH task # 60 (type SKEL/SRCH) for 12 Referendum-PT-0100-CTLFireability-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: RELEASE
lola: NOTDEADLOCKFREE
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: FINISHED task # 60 (type SKEL/SRCH) for Referendum-PT-0100-CTLFireability-04
lola: result : false
lola: markings : 5050
lola: fired transitions : 9900
lola: time used : 0.000000
lola: memory pages used : 1
lola: Created skeleton in 0.000000 secs.
lola: LAUNCH task # 61 (type SKEL/SRCH) for 9 Referendum-PT-0100-CTLFireability-03
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: LAUNCH task # 7 (type EXCL) for 6 Referendum-PT-0100-CTLFireability-02
lola: time limit : 128 sec
lola: memory limit: 32 pages
lola: FINISHED task # 61 (type SKEL/SRCH) for Referendum-PT-0100-CTLFireability-03
lola: result : true
lola: markings : 5152
lola: fired transitions : 15357
lola: time used : 0.000000
lola: memory pages used : 1
lola: planning for (null) stopped (result already fixed).
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:749
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-PT-0100-CTLFireability-03: CTL true skeleton: CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-PT-0100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
Referendum-PT-0100-CTLFireability-04: CONJ 0 3 0 0 5 0 0 0
Referendum-PT-0100-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 5/211 3/32 Referendum-PT-0100-CTLFireability-02 524055 m, 104811 m/sec, 9952025 t fired, .

Time elapsed: 10 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-PT-0100-CTLFireability-03: CTL true skeleton: CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-PT-0100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
Referendum-PT-0100-CTLFireability-04: CONJ 0 3 0 0 5 0 0 0
Referendum-PT-0100-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 10/211 5/32 Referendum-PT-0100-CTLFireability-02 993776 m, 93944 m/sec, 19622127 t fired, .

Time elapsed: 15 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-PT-0100-CTLFireability-03: CTL true skeleton: CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-PT-0100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
Referendum-PT-0100-CTLFireability-04: CONJ 0 3 0 0 5 0 0 0
Referendum-PT-0100-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 15/211 8/32 Referendum-PT-0100-CTLFireability-02 1440327 m, 89310 m/sec, 28924085 t fired, .

Time elapsed: 20 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-PT-0100-CTLFireability-03: CTL true skeleton: CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-PT-0100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
Referendum-PT-0100-CTLFireability-04: CONJ 0 3 0 0 5 0 0 0
Referendum-PT-0100-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 20/211 10/32 Referendum-PT-0100-CTLFireability-02 1856372 m, 83209 m/sec, 38173788 t fired, .

Time elapsed: 25 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-PT-0100-CTLFireability-03: CTL true skeleton: CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-PT-0100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
Referendum-PT-0100-CTLFireability-04: CONJ 0 3 0 0 5 0 0 0
Referendum-PT-0100-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 25/211 12/32 Referendum-PT-0100-CTLFireability-02 2258948 m, 80515 m/sec, 47104008 t fired, .

Time elapsed: 30 secs. Pages in use: 12
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-PT-0100-CTLFireability-03: CTL true skeleton: CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-PT-0100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
Referendum-PT-0100-CTLFireability-04: CONJ 0 3 0 0 5 0 0 0
Referendum-PT-0100-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 30/211 14/32 Referendum-PT-0100-CTLFireability-02 2637361 m, 75682 m/sec, 55332516 t fired, .

Time elapsed: 35 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-PT-0100-CTLFireability-03: CTL true skeleton: CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-PT-0100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
Referendum-PT-0100-CTLFireability-04: CONJ 0 3 0 0 5 0 0 0
Referendum-PT-0100-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 35/211 16/32 Referendum-PT-0100-CTLFireability-02 3030500 m, 78627 m/sec, 64175665 t fired, .

Time elapsed: 40 secs. Pages in use: 16
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-PT-0100-CTLFireability-03: CTL true skeleton: CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-PT-0100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
Referendum-PT-0100-CTLFireability-04: CONJ 0 3 0 0 5 0 0 0
Referendum-PT-0100-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 40/211 17/32 Referendum-PT-0100-CTLFireability-02 3413156 m, 76531 m/sec, 72969486 t fired, .

Time elapsed: 45 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-PT-0100-CTLFireability-03: CTL true skeleton: CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-PT-0100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
Referendum-PT-0100-CTLFireability-04: CONJ 0 3 0 0 5 0 0 0
Referendum-PT-0100-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 45/211 19/32 Referendum-PT-0100-CTLFireability-02 3793379 m, 76044 m/sec, 81969913 t fired, .

Time elapsed: 50 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-PT-0100-CTLFireability-03: CTL true skeleton: CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-PT-0100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
Referendum-PT-0100-CTLFireability-04: CONJ 0 3 0 0 5 0 0 0
Referendum-PT-0100-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 50/211 21/32 Referendum-PT-0100-CTLFireability-02 4145020 m, 70328 m/sec, 90858748 t fired, .

Time elapsed: 55 secs. Pages in use: 21
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-PT-0100-CTLFireability-03: CTL true skeleton: CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-PT-0100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
Referendum-PT-0100-CTLFireability-04: CONJ 0 3 0 0 5 0 0 0
Referendum-PT-0100-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 55/211 23/32 Referendum-PT-0100-CTLFireability-02 4550570 m, 81110 m/sec, 99413549 t fired, .

Time elapsed: 60 secs. Pages in use: 23
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-PT-0100-CTLFireability-03: CTL true skeleton: CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-PT-0100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
Referendum-PT-0100-CTLFireability-04: CONJ 0 3 0 0 5 0 0 0
Referendum-PT-0100-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 60/211 25/32 Referendum-PT-0100-CTLFireability-02 4909404 m, 71766 m/sec, 107327154 t fired, .

Time elapsed: 65 secs. Pages in use: 25
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-PT-0100-CTLFireability-03: CTL true skeleton: CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-PT-0100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
Referendum-PT-0100-CTLFireability-04: CONJ 0 3 0 0 5 0 0 0
Referendum-PT-0100-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 65/211 26/32 Referendum-PT-0100-CTLFireability-02 5235790 m, 65277 m/sec, 115132356 t fired, .

Time elapsed: 70 secs. Pages in use: 26
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-PT-0100-CTLFireability-03: CTL true skeleton: CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-PT-0100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
Referendum-PT-0100-CTLFireability-04: CONJ 0 3 0 0 5 0 0 0
Referendum-PT-0100-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 70/211 28/32 Referendum-PT-0100-CTLFireability-02 5598564 m, 72554 m/sec, 123179421 t fired, .

Time elapsed: 75 secs. Pages in use: 28
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-PT-0100-CTLFireability-03: CTL true skeleton: CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-PT-0100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
Referendum-PT-0100-CTLFireability-04: CONJ 0 3 0 0 5 0 0 0
Referendum-PT-0100-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 75/211 30/32 Referendum-PT-0100-CTLFireability-02 5929603 m, 66207 m/sec, 131128981 t fired, .

Time elapsed: 80 secs. Pages in use: 30
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-PT-0100-CTLFireability-03: CTL true skeleton: CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-PT-0100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
Referendum-PT-0100-CTLFireability-04: CONJ 0 3 0 0 5 0 0 0
Referendum-PT-0100-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 80/211 31/32 Referendum-PT-0100-CTLFireability-02 6240487 m, 62176 m/sec, 139044522 t fired, .

Time elapsed: 85 secs. Pages in use: 31
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 7 (type EXCL) for Referendum-PT-0100-CTLFireability-02 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-PT-0100-CTLFireability-03: CTL true skeleton: CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-PT-0100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0100-CTLFireability-04: CONJ 0 3 0 0 5 0 0 0
Referendum-PT-0100-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 90 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 58 (type EXCL) for 57 Referendum-PT-0100-CTLFireability-15
lola: time limit : 219 sec
lola: memory limit: 32 pages
lola: FINISHED task # 58 (type EXCL) for Referendum-PT-0100-CTLFireability-15
lola: result : true
lola: markings : 4018
lola: fired transitions : 4117
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 55 (type EXCL) for 54 Referendum-PT-0100-CTLFireability-14
lola: time limit : 234 sec
lola: memory limit: 32 pages
lola: FINISHED task # 55 (type EXCL) for Referendum-PT-0100-CTLFireability-14
lola: result : false
lola: markings : 106
lola: fired transitions : 316
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 52 (type EXCL) for 51 Referendum-PT-0100-CTLFireability-13
lola: time limit : 250 sec
lola: memory limit: 32 pages
lola: FINISHED task # 52 (type EXCL) for Referendum-PT-0100-CTLFireability-13
lola: result : false
lola: markings : 151
lola: fired transitions : 531
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 49 (type EXCL) for 48 Referendum-PT-0100-CTLFireability-12
lola: time limit : 270 sec
lola: memory limit: 32 pages
lola: FINISHED task # 49 (type EXCL) for Referendum-PT-0100-CTLFireability-12
lola: result : false
lola: markings : 103
lola: fired transitions : 104
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 43 (type EXCL) for 42 Referendum-PT-0100-CTLFireability-10
lola: time limit : 292 sec
lola: memory limit: 32 pages
lola: FINISHED task # 43 (type EXCL) for Referendum-PT-0100-CTLFireability-10
lola: result : false
lola: markings : 32853
lola: fired transitions : 262230
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 40 (type EXCL) for 39 Referendum-PT-0100-CTLFireability-09
lola: time limit : 319 sec
lola: memory limit: 32 pages
lola: FINISHED task # 40 (type EXCL) for Referendum-PT-0100-CTLFireability-09
lola: result : true
lola: markings : 1024
lola: fired transitions : 1235
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 37 (type EXCL) for 36 Referendum-PT-0100-CTLFireability-08
lola: time limit : 351 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-PT-0100-CTLFireability-03: CTL true skeleton: CTL model checker
Referendum-PT-0100-CTLFireability-09: CTL true CTL model checker
Referendum-PT-0100-CTLFireability-10: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-12: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-13: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-14: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-PT-0100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0100-CTLFireability-04: CONJ 0 3 0 0 5 0 0 0
Referendum-PT-0100-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
Referendum-PT-0100-CTLFireability-11: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 5/351 4/32 Referendum-PT-0100-CTLFireability-08 739223 m, 147844 m/sec, 8280693 t fired, .

Time elapsed: 95 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-PT-0100-CTLFireability-03: CTL true skeleton: CTL model checker
Referendum-PT-0100-CTLFireability-09: CTL true CTL model checker
Referendum-PT-0100-CTLFireability-10: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-12: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-13: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-14: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-PT-0100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0100-CTLFireability-04: CONJ 0 3 0 0 5 0 0 0
Referendum-PT-0100-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
Referendum-PT-0100-CTLFireability-11: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 10/351 7/32 Referendum-PT-0100-CTLFireability-08 1374523 m, 127060 m/sec, 16113522 t fired, .

Time elapsed: 100 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-PT-0100-CTLFireability-03: CTL true skeleton: CTL model checker
Referendum-PT-0100-CTLFireability-09: CTL true CTL model checker
Referendum-PT-0100-CTLFireability-10: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-12: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-13: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-14: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-PT-0100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0100-CTLFireability-04: CONJ 0 3 0 0 5 0 0 0
Referendum-PT-0100-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
Referendum-PT-0100-CTLFireability-11: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 15/351 10/32 Referendum-PT-0100-CTLFireability-08 1933536 m, 111802 m/sec, 23612595 t fired, .

Time elapsed: 105 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-PT-0100-CTLFireability-03: CTL true skeleton: CTL model checker
Referendum-PT-0100-CTLFireability-09: CTL true CTL model checker
Referendum-PT-0100-CTLFireability-10: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-12: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-13: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-14: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-PT-0100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0100-CTLFireability-04: CONJ 0 3 0 0 5 0 0 0
Referendum-PT-0100-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
Referendum-PT-0100-CTLFireability-11: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 20/351 13/32 Referendum-PT-0100-CTLFireability-08 2527120 m, 118716 m/sec, 30981113 t fired, .

Time elapsed: 110 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-PT-0100-CTLFireability-03: CTL true skeleton: CTL model checker
Referendum-PT-0100-CTLFireability-09: CTL true CTL model checker
Referendum-PT-0100-CTLFireability-10: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-12: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-13: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-14: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-PT-0100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0100-CTLFireability-04: CONJ 0 3 0 0 5 0 0 0
Referendum-PT-0100-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
Referendum-PT-0100-CTLFireability-11: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 25/351 16/32 Referendum-PT-0100-CTLFireability-08 3117785 m, 118133 m/sec, 38332160 t fired, .

Time elapsed: 115 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-PT-0100-CTLFireability-03: CTL true skeleton: CTL model checker
Referendum-PT-0100-CTLFireability-09: CTL true CTL model checker
Referendum-PT-0100-CTLFireability-10: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-12: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-13: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-14: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-PT-0100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0100-CTLFireability-04: CONJ 0 3 0 0 5 0 0 0
Referendum-PT-0100-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
Referendum-PT-0100-CTLFireability-11: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 30/351 18/32 Referendum-PT-0100-CTLFireability-08 3611500 m, 98743 m/sec, 45391510 t fired, .

Time elapsed: 120 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-PT-0100-CTLFireability-03: CTL true skeleton: CTL model checker
Referendum-PT-0100-CTLFireability-09: CTL true CTL model checker
Referendum-PT-0100-CTLFireability-10: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-12: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-13: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-14: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-PT-0100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0100-CTLFireability-04: CONJ 0 3 0 0 5 0 0 0
Referendum-PT-0100-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
Referendum-PT-0100-CTLFireability-11: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 35/351 21/32 Referendum-PT-0100-CTLFireability-08 4073116 m, 92323 m/sec, 52445272 t fired, .

Time elapsed: 125 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-PT-0100-CTLFireability-03: CTL true skeleton: CTL model checker
Referendum-PT-0100-CTLFireability-09: CTL true CTL model checker
Referendum-PT-0100-CTLFireability-10: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-12: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-13: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-14: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-PT-0100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0100-CTLFireability-04: CONJ 0 3 0 0 5 0 0 0
Referendum-PT-0100-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
Referendum-PT-0100-CTLFireability-11: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 40/351 23/32 Referendum-PT-0100-CTLFireability-08 4635474 m, 112471 m/sec, 59423190 t fired, .

Time elapsed: 130 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-PT-0100-CTLFireability-03: CTL true skeleton: CTL model checker
Referendum-PT-0100-CTLFireability-09: CTL true CTL model checker
Referendum-PT-0100-CTLFireability-10: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-12: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-13: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-14: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-PT-0100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0100-CTLFireability-04: CONJ 0 3 0 0 5 0 0 0
Referendum-PT-0100-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
Referendum-PT-0100-CTLFireability-11: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 45/351 26/32 Referendum-PT-0100-CTLFireability-08 5194429 m, 111791 m/sec, 66357242 t fired, .

Time elapsed: 135 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-PT-0100-CTLFireability-03: CTL true skeleton: CTL model checker
Referendum-PT-0100-CTLFireability-09: CTL true CTL model checker
Referendum-PT-0100-CTLFireability-10: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-12: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-13: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-14: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-PT-0100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0100-CTLFireability-04: CONJ 0 3 0 0 5 0 0 0
Referendum-PT-0100-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
Referendum-PT-0100-CTLFireability-11: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 50/351 29/32 Referendum-PT-0100-CTLFireability-08 5749716 m, 111057 m/sec, 73340100 t fired, .

Time elapsed: 140 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-PT-0100-CTLFireability-03: CTL true skeleton: CTL model checker
Referendum-PT-0100-CTLFireability-09: CTL true CTL model checker
Referendum-PT-0100-CTLFireability-10: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-12: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-13: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-14: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-PT-0100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0100-CTLFireability-04: CONJ 0 3 0 0 5 0 0 0
Referendum-PT-0100-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
Referendum-PT-0100-CTLFireability-11: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 55/351 32/32 Referendum-PT-0100-CTLFireability-08 6301463 m, 110349 m/sec, 80807774 t fired, .

Time elapsed: 145 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 37 (type EXCL) for Referendum-PT-0100-CTLFireability-08 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-PT-0100-CTLFireability-03: CTL true skeleton: CTL model checker
Referendum-PT-0100-CTLFireability-09: CTL true CTL model checker
Referendum-PT-0100-CTLFireability-10: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-12: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-13: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-14: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-PT-0100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0100-CTLFireability-04: CONJ 0 3 0 0 5 0 0 0
Referendum-PT-0100-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0100-CTLFireability-11: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 150 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 28 (type EXCL) for 27 Referendum-PT-0100-CTLFireability-05
lola: time limit : 383 sec
lola: memory limit: 32 pages
lola: FINISHED task # 28 (type EXCL) for Referendum-PT-0100-CTLFireability-05
lola: result : true
lola: markings : 101
lola: fired transitions : 102
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 23 (type EXCL) for 12 Referendum-PT-0100-CTLFireability-04
lola: time limit : 431 sec
lola: memory limit: 32 pages
lola: FINISHED task # 23 (type EXCL) for Referendum-PT-0100-CTLFireability-04
lola: result : false
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 17 (type EXCL) for 12 Referendum-PT-0100-CTLFireability-04
lola: time limit : 492 sec
lola: memory limit: 32 pages
lola: FINISHED task # 17 (type EXCL) for Referendum-PT-0100-CTLFireability-04
lola: result : false
lola: markings : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 1 (type EXCL) for 0 Referendum-PT-0100-CTLFireability-00
lola: time limit : 690 sec
lola: memory limit: 32 pages
lola: FINISHED task # 1 (type EXCL) for Referendum-PT-0100-CTLFireability-00
lola: result : false
lola: markings : 102
lola: fired transitions : 101
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 31 (type EXCL) for 30 Referendum-PT-0100-CTLFireability-06
lola: time limit : 862 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-PT-0100-CTLFireability-00: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-03: CTL true skeleton: CTL model checker
Referendum-PT-0100-CTLFireability-04: CONJ false CONJ
Referendum-PT-0100-CTLFireability-05: CTL true CTL model checker
Referendum-PT-0100-CTLFireability-09: CTL true CTL model checker
Referendum-PT-0100-CTLFireability-10: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-12: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-13: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-14: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-PT-0100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0100-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Referendum-PT-0100-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0100-CTLFireability-11: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 5/862 3/32 Referendum-PT-0100-CTLFireability-06 558955 m, 111791 m/sec, 10544963 t fired, .

Time elapsed: 155 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-PT-0100-CTLFireability-00: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-03: CTL true skeleton: CTL model checker
Referendum-PT-0100-CTLFireability-04: CONJ false CONJ
Referendum-PT-0100-CTLFireability-05: CTL true CTL model checker
Referendum-PT-0100-CTLFireability-09: CTL true CTL model checker
Referendum-PT-0100-CTLFireability-10: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-12: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-13: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-14: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-PT-0100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0100-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Referendum-PT-0100-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0100-CTLFireability-11: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 10/862 6/32 Referendum-PT-0100-CTLFireability-06 1036163 m, 95441 m/sec, 20637911 t fired, .

Time elapsed: 160 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-PT-0100-CTLFireability-00: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-03: CTL true skeleton: CTL model checker
Referendum-PT-0100-CTLFireability-04: CONJ false CONJ
Referendum-PT-0100-CTLFireability-05: CTL true CTL model checker
Referendum-PT-0100-CTLFireability-09: CTL true CTL model checker
Referendum-PT-0100-CTLFireability-10: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-12: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-13: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-14: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-PT-0100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0100-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Referendum-PT-0100-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0100-CTLFireability-11: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 15/862 8/32 Referendum-PT-0100-CTLFireability-06 1504709 m, 93709 m/sec, 30335734 t fired, .

Time elapsed: 165 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-PT-0100-CTLFireability-00: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-03: CTL true skeleton: CTL model checker
Referendum-PT-0100-CTLFireability-04: CONJ false CONJ
Referendum-PT-0100-CTLFireability-05: CTL true CTL model checker
Referendum-PT-0100-CTLFireability-09: CTL true CTL model checker
Referendum-PT-0100-CTLFireability-10: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-12: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-13: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-14: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-PT-0100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0100-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Referendum-PT-0100-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0100-CTLFireability-11: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 20/862 10/32 Referendum-PT-0100-CTLFireability-06 1936745 m, 86407 m/sec, 40015796 t fired, .

Time elapsed: 170 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-PT-0100-CTLFireability-00: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-03: CTL true skeleton: CTL model checker
Referendum-PT-0100-CTLFireability-04: CONJ false CONJ
Referendum-PT-0100-CTLFireability-05: CTL true CTL model checker
Referendum-PT-0100-CTLFireability-09: CTL true CTL model checker
Referendum-PT-0100-CTLFireability-10: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-12: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-13: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-14: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-PT-0100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0100-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Referendum-PT-0100-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0100-CTLFireability-11: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 25/862 12/32 Referendum-PT-0100-CTLFireability-06 2368292 m, 86309 m/sec, 49433206 t fired, .

Time elapsed: 175 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-PT-0100-CTLFireability-00: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-03: CTL true skeleton: CTL model checker
Referendum-PT-0100-CTLFireability-04: CONJ false CONJ
Referendum-PT-0100-CTLFireability-05: CTL true CTL model checker
Referendum-PT-0100-CTLFireability-09: CTL true CTL model checker
Referendum-PT-0100-CTLFireability-10: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-12: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-13: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-14: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-PT-0100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0100-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Referendum-PT-0100-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0100-CTLFireability-11: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 30/862 14/32 Referendum-PT-0100-CTLFireability-06 2792845 m, 84910 m/sec, 58645222 t fired, .

Time elapsed: 180 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-PT-0100-CTLFireability-00: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-03: CTL true skeleton: CTL model checker
Referendum-PT-0100-CTLFireability-04: CONJ false CONJ
Referendum-PT-0100-CTLFireability-05: CTL true CTL model checker
Referendum-PT-0100-CTLFireability-09: CTL true CTL model checker
Referendum-PT-0100-CTLFireability-10: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-12: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-13: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-14: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-PT-0100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0100-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Referendum-PT-0100-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0100-CTLFireability-11: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 35/862 16/32 Referendum-PT-0100-CTLFireability-06 3183029 m, 78036 m/sec, 67810847 t fired, .

Time elapsed: 185 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-PT-0100-CTLFireability-00: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-03: CTL true skeleton: CTL model checker
Referendum-PT-0100-CTLFireability-04: CONJ false CONJ
Referendum-PT-0100-CTLFireability-05: CTL true CTL model checker
Referendum-PT-0100-CTLFireability-09: CTL true CTL model checker
Referendum-PT-0100-CTLFireability-10: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-12: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-13: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-14: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-PT-0100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0100-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Referendum-PT-0100-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0100-CTLFireability-11: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 40/862 18/32 Referendum-PT-0100-CTLFireability-06 3589523 m, 81298 m/sec, 77067137 t fired, .

Time elapsed: 190 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-PT-0100-CTLFireability-00: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-03: CTL true skeleton: CTL model checker
Referendum-PT-0100-CTLFireability-04: CONJ false CONJ
Referendum-PT-0100-CTLFireability-05: CTL true CTL model checker
Referendum-PT-0100-CTLFireability-09: CTL true CTL model checker
Referendum-PT-0100-CTLFireability-10: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-12: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-13: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-14: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-PT-0100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0100-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Referendum-PT-0100-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0100-CTLFireability-11: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 45/862 20/32 Referendum-PT-0100-CTLFireability-06 3968911 m, 75877 m/sec, 86297515 t fired, .

Time elapsed: 195 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-PT-0100-CTLFireability-00: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-03: CTL true skeleton: CTL model checker
Referendum-PT-0100-CTLFireability-04: CONJ false CONJ
Referendum-PT-0100-CTLFireability-05: CTL true CTL model checker
Referendum-PT-0100-CTLFireability-09: CTL true CTL model checker
Referendum-PT-0100-CTLFireability-10: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-12: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-13: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-14: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-PT-0100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0100-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Referendum-PT-0100-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0100-CTLFireability-11: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 50/862 22/32 Referendum-PT-0100-CTLFireability-06 4357548 m, 77727 m/sec, 95370647 t fired, .

Time elapsed: 200 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-PT-0100-CTLFireability-00: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-03: CTL true skeleton: CTL model checker
Referendum-PT-0100-CTLFireability-04: CONJ false CONJ
Referendum-PT-0100-CTLFireability-05: CTL true CTL model checker
Referendum-PT-0100-CTLFireability-09: CTL true CTL model checker
Referendum-PT-0100-CTLFireability-10: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-12: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-13: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-14: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-PT-0100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0100-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Referendum-PT-0100-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0100-CTLFireability-11: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 55/862 24/32 Referendum-PT-0100-CTLFireability-06 4763437 m, 81177 m/sec, 104137767 t fired, .

Time elapsed: 205 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-PT-0100-CTLFireability-00: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-03: CTL true skeleton: CTL model checker
Referendum-PT-0100-CTLFireability-04: CONJ false CONJ
Referendum-PT-0100-CTLFireability-05: CTL true CTL model checker
Referendum-PT-0100-CTLFireability-09: CTL true CTL model checker
Referendum-PT-0100-CTLFireability-10: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-12: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-13: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-14: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-PT-0100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0100-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Referendum-PT-0100-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0100-CTLFireability-11: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 60/862 26/32 Referendum-PT-0100-CTLFireability-06 5148832 m, 77079 m/sec, 112911718 t fired, .

Time elapsed: 210 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-PT-0100-CTLFireability-00: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-03: CTL true skeleton: CTL model checker
Referendum-PT-0100-CTLFireability-04: CONJ false CONJ
Referendum-PT-0100-CTLFireability-05: CTL true CTL model checker
Referendum-PT-0100-CTLFireability-09: CTL true CTL model checker
Referendum-PT-0100-CTLFireability-10: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-12: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-13: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-14: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-PT-0100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0100-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Referendum-PT-0100-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0100-CTLFireability-11: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 65/862 28/32 Referendum-PT-0100-CTLFireability-06 5533733 m, 76980 m/sec, 121699034 t fired, .

Time elapsed: 215 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-PT-0100-CTLFireability-00: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-03: CTL true skeleton: CTL model checker
Referendum-PT-0100-CTLFireability-04: CONJ false CONJ
Referendum-PT-0100-CTLFireability-05: CTL true CTL model checker
Referendum-PT-0100-CTLFireability-09: CTL true CTL model checker
Referendum-PT-0100-CTLFireability-10: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-12: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-13: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-14: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-PT-0100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0100-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Referendum-PT-0100-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0100-CTLFireability-11: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 70/862 30/32 Referendum-PT-0100-CTLFireability-06 5902255 m, 73704 m/sec, 130494462 t fired, .

Time elapsed: 220 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-PT-0100-CTLFireability-00: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-03: CTL true skeleton: CTL model checker
Referendum-PT-0100-CTLFireability-04: CONJ false CONJ
Referendum-PT-0100-CTLFireability-05: CTL true CTL model checker
Referendum-PT-0100-CTLFireability-09: CTL true CTL model checker
Referendum-PT-0100-CTLFireability-10: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-12: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-13: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-14: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-PT-0100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0100-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Referendum-PT-0100-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0100-CTLFireability-11: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 75/862 31/32 Referendum-PT-0100-CTLFireability-06 6246651 m, 68879 m/sec, 139210528 t fired, .

Time elapsed: 225 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 31 (type EXCL) for Referendum-PT-0100-CTLFireability-06 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-PT-0100-CTLFireability-00: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-03: CTL true skeleton: CTL model checker
Referendum-PT-0100-CTLFireability-04: CONJ false CONJ
Referendum-PT-0100-CTLFireability-05: CTL true CTL model checker
Referendum-PT-0100-CTLFireability-09: CTL true CTL model checker
Referendum-PT-0100-CTLFireability-10: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-12: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-13: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-14: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-PT-0100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0100-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0100-CTLFireability-11: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 230 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 34 (type EXCL) for 33 Referendum-PT-0100-CTLFireability-07
lola: time limit : 1123 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-PT-0100-CTLFireability-00: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-03: CTL true skeleton: CTL model checker
Referendum-PT-0100-CTLFireability-04: CONJ false CONJ
Referendum-PT-0100-CTLFireability-05: CTL true CTL model checker
Referendum-PT-0100-CTLFireability-09: CTL true CTL model checker
Referendum-PT-0100-CTLFireability-10: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-12: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-13: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-14: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-PT-0100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0100-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
Referendum-PT-0100-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0100-CTLFireability-11: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 5/1123 3/32 Referendum-PT-0100-CTLFireability-07 564145 m, 112829 m/sec, 10633859 t fired, .

Time elapsed: 235 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-PT-0100-CTLFireability-00: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-03: CTL true skeleton: CTL model checker
Referendum-PT-0100-CTLFireability-04: CONJ false CONJ
Referendum-PT-0100-CTLFireability-05: CTL true CTL model checker
Referendum-PT-0100-CTLFireability-09: CTL true CTL model checker
Referendum-PT-0100-CTLFireability-10: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-12: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-13: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-14: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-PT-0100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0100-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
Referendum-PT-0100-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0100-CTLFireability-11: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 10/1123 6/32 Referendum-PT-0100-CTLFireability-07 1043488 m, 95868 m/sec, 20826616 t fired, .

Time elapsed: 240 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-PT-0100-CTLFireability-00: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-03: CTL true skeleton: CTL model checker
Referendum-PT-0100-CTLFireability-04: CONJ false CONJ
Referendum-PT-0100-CTLFireability-05: CTL true CTL model checker
Referendum-PT-0100-CTLFireability-09: CTL true CTL model checker
Referendum-PT-0100-CTLFireability-10: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-12: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-13: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-14: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-PT-0100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0100-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
Referendum-PT-0100-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0100-CTLFireability-11: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 15/1123 8/32 Referendum-PT-0100-CTLFireability-07 1517045 m, 94711 m/sec, 30609737 t fired, .

Time elapsed: 245 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-PT-0100-CTLFireability-00: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-03: CTL true skeleton: CTL model checker
Referendum-PT-0100-CTLFireability-04: CONJ false CONJ
Referendum-PT-0100-CTLFireability-05: CTL true CTL model checker
Referendum-PT-0100-CTLFireability-09: CTL true CTL model checker
Referendum-PT-0100-CTLFireability-10: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-12: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-13: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-14: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-PT-0100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0100-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
Referendum-PT-0100-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0100-CTLFireability-11: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 20/1123 10/32 Referendum-PT-0100-CTLFireability-07 1951334 m, 86857 m/sec, 40372098 t fired, .

Time elapsed: 250 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-PT-0100-CTLFireability-00: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-03: CTL true skeleton: CTL model checker
Referendum-PT-0100-CTLFireability-04: CONJ false CONJ
Referendum-PT-0100-CTLFireability-05: CTL true CTL model checker
Referendum-PT-0100-CTLFireability-09: CTL true CTL model checker
Referendum-PT-0100-CTLFireability-10: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-12: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-13: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-14: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-PT-0100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0100-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
Referendum-PT-0100-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0100-CTLFireability-11: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 25/1123 12/32 Referendum-PT-0100-CTLFireability-07 2390322 m, 87797 m/sec, 49862901 t fired, .

Time elapsed: 255 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-PT-0100-CTLFireability-00: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-03: CTL true skeleton: CTL model checker
Referendum-PT-0100-CTLFireability-04: CONJ false CONJ
Referendum-PT-0100-CTLFireability-05: CTL true CTL model checker
Referendum-PT-0100-CTLFireability-09: CTL true CTL model checker
Referendum-PT-0100-CTLFireability-10: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-12: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-13: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-14: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-PT-0100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0100-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
Referendum-PT-0100-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0100-CTLFireability-11: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 30/1123 14/32 Referendum-PT-0100-CTLFireability-07 2814038 m, 84743 m/sec, 59138168 t fired, .

Time elapsed: 260 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-PT-0100-CTLFireability-00: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-03: CTL true skeleton: CTL model checker
Referendum-PT-0100-CTLFireability-04: CONJ false CONJ
Referendum-PT-0100-CTLFireability-05: CTL true CTL model checker
Referendum-PT-0100-CTLFireability-09: CTL true CTL model checker
Referendum-PT-0100-CTLFireability-10: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-12: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-13: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-14: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-PT-0100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0100-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
Referendum-PT-0100-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0100-CTLFireability-11: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 35/1123 16/32 Referendum-PT-0100-CTLFireability-07 3210969 m, 79386 m/sec, 68409117 t fired, .

Time elapsed: 265 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-PT-0100-CTLFireability-00: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-03: CTL true skeleton: CTL model checker
Referendum-PT-0100-CTLFireability-04: CONJ false CONJ
Referendum-PT-0100-CTLFireability-05: CTL true CTL model checker
Referendum-PT-0100-CTLFireability-09: CTL true CTL model checker
Referendum-PT-0100-CTLFireability-10: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-12: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-13: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-14: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-PT-0100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0100-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
Referendum-PT-0100-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0100-CTLFireability-11: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 40/1123 18/32 Referendum-PT-0100-CTLFireability-07 3616857 m, 81177 m/sec, 77750425 t fired, .

Time elapsed: 270 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-PT-0100-CTLFireability-00: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-03: CTL true skeleton: CTL model checker
Referendum-PT-0100-CTLFireability-04: CONJ false CONJ
Referendum-PT-0100-CTLFireability-05: CTL true CTL model checker
Referendum-PT-0100-CTLFireability-09: CTL true CTL model checker
Referendum-PT-0100-CTLFireability-10: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-12: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-13: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-14: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-PT-0100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0100-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
Referendum-PT-0100-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0100-CTLFireability-11: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 45/1123 20/32 Referendum-PT-0100-CTLFireability-07 3999112 m, 76451 m/sec, 87058420 t fired, .

Time elapsed: 275 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-PT-0100-CTLFireability-00: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-03: CTL true skeleton: CTL model checker
Referendum-PT-0100-CTLFireability-04: CONJ false CONJ
Referendum-PT-0100-CTLFireability-05: CTL true CTL model checker
Referendum-PT-0100-CTLFireability-09: CTL true CTL model checker
Referendum-PT-0100-CTLFireability-10: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-12: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-13: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-14: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-PT-0100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0100-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
Referendum-PT-0100-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0100-CTLFireability-11: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 50/1123 22/32 Referendum-PT-0100-CTLFireability-07 4395786 m, 79334 m/sec, 96161325 t fired, .

Time elapsed: 280 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-PT-0100-CTLFireability-00: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-03: CTL true skeleton: CTL model checker
Referendum-PT-0100-CTLFireability-04: CONJ false CONJ
Referendum-PT-0100-CTLFireability-05: CTL true CTL model checker
Referendum-PT-0100-CTLFireability-09: CTL true CTL model checker
Referendum-PT-0100-CTLFireability-10: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-12: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-13: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-14: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-PT-0100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0100-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
Referendum-PT-0100-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0100-CTLFireability-11: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 55/1123 24/32 Referendum-PT-0100-CTLFireability-07 4805648 m, 81972 m/sec, 105023896 t fired, .

Time elapsed: 285 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-PT-0100-CTLFireability-00: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-03: CTL true skeleton: CTL model checker
Referendum-PT-0100-CTLFireability-04: CONJ false CONJ
Referendum-PT-0100-CTLFireability-05: CTL true CTL model checker
Referendum-PT-0100-CTLFireability-09: CTL true CTL model checker
Referendum-PT-0100-CTLFireability-10: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-12: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-13: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-14: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-PT-0100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0100-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
Referendum-PT-0100-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0100-CTLFireability-11: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 60/1123 26/32 Referendum-PT-0100-CTLFireability-07 5186256 m, 76121 m/sec, 113841193 t fired, .

Time elapsed: 290 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-PT-0100-CTLFireability-00: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-03: CTL true skeleton: CTL model checker
Referendum-PT-0100-CTLFireability-04: CONJ false CONJ
Referendum-PT-0100-CTLFireability-05: CTL true CTL model checker
Referendum-PT-0100-CTLFireability-09: CTL true CTL model checker
Referendum-PT-0100-CTLFireability-10: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-12: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-13: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-14: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-PT-0100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0100-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
Referendum-PT-0100-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0100-CTLFireability-11: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 65/1123 28/32 Referendum-PT-0100-CTLFireability-07 5580430 m, 78834 m/sec, 122756748 t fired, .

Time elapsed: 295 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-PT-0100-CTLFireability-00: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-03: CTL true skeleton: CTL model checker
Referendum-PT-0100-CTLFireability-04: CONJ false CONJ
Referendum-PT-0100-CTLFireability-05: CTL true CTL model checker
Referendum-PT-0100-CTLFireability-09: CTL true CTL model checker
Referendum-PT-0100-CTLFireability-10: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-12: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-13: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-14: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-PT-0100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0100-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
Referendum-PT-0100-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0100-CTLFireability-11: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 70/1123 30/32 Referendum-PT-0100-CTLFireability-07 5949818 m, 73877 m/sec, 131617090 t fired, .

Time elapsed: 300 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-PT-0100-CTLFireability-00: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-03: CTL true skeleton: CTL model checker
Referendum-PT-0100-CTLFireability-04: CONJ false CONJ
Referendum-PT-0100-CTLFireability-05: CTL true CTL model checker
Referendum-PT-0100-CTLFireability-09: CTL true CTL model checker
Referendum-PT-0100-CTLFireability-10: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-12: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-13: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-14: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-PT-0100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0100-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
Referendum-PT-0100-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0100-CTLFireability-11: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 CTL EXCL 75/1123 32/32 Referendum-PT-0100-CTLFireability-07 6286812 m, 67398 m/sec, 140357317 t fired, .

Time elapsed: 305 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 34 (type EXCL) for Referendum-PT-0100-CTLFireability-07 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-PT-0100-CTLFireability-00: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-03: CTL true skeleton: CTL model checker
Referendum-PT-0100-CTLFireability-04: CONJ false CONJ
Referendum-PT-0100-CTLFireability-05: CTL true CTL model checker
Referendum-PT-0100-CTLFireability-09: CTL true CTL model checker
Referendum-PT-0100-CTLFireability-10: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-12: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-13: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-14: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-PT-0100-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Referendum-PT-0100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0100-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0100-CTLFireability-11: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 310 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 46 (type EXCL) for 45 Referendum-PT-0100-CTLFireability-11
lola: time limit : 1645 sec
lola: memory limit: 32 pages
lola: FINISHED task # 46 (type EXCL) for Referendum-PT-0100-CTLFireability-11
lola: result : false
lola: markings : 6
lola: fired transitions : 35
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 4 (type EXCL) for 3 Referendum-PT-0100-CTLFireability-01
lola: time limit : 3290 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-PT-0100-CTLFireability-00: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-03: CTL true skeleton: CTL model checker
Referendum-PT-0100-CTLFireability-04: CONJ false CONJ
Referendum-PT-0100-CTLFireability-05: CTL true CTL model checker
Referendum-PT-0100-CTLFireability-09: CTL true CTL model checker
Referendum-PT-0100-CTLFireability-10: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-11: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-12: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-13: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-14: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-PT-0100-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
Referendum-PT-0100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0100-CTLFireability-08: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 5/3290 3/32 Referendum-PT-0100-CTLFireability-01 444862 m, 88972 m/sec, 10428984 t fired, .

Time elapsed: 315 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-PT-0100-CTLFireability-00: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-03: CTL true skeleton: CTL model checker
Referendum-PT-0100-CTLFireability-04: CONJ false CONJ
Referendum-PT-0100-CTLFireability-05: CTL true CTL model checker
Referendum-PT-0100-CTLFireability-09: CTL true CTL model checker
Referendum-PT-0100-CTLFireability-10: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-11: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-12: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-13: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-14: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-PT-0100-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
Referendum-PT-0100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0100-CTLFireability-08: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 10/3290 5/32 Referendum-PT-0100-CTLFireability-01 842799 m, 79587 m/sec, 20515114 t fired, .

Time elapsed: 320 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-PT-0100-CTLFireability-00: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-03: CTL true skeleton: CTL model checker
Referendum-PT-0100-CTLFireability-04: CONJ false CONJ
Referendum-PT-0100-CTLFireability-05: CTL true CTL model checker
Referendum-PT-0100-CTLFireability-09: CTL true CTL model checker
Referendum-PT-0100-CTLFireability-10: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-11: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-12: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-13: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-14: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-PT-0100-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
Referendum-PT-0100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0100-CTLFireability-08: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 15/3290 7/32 Referendum-PT-0100-CTLFireability-01 1224437 m, 76327 m/sec, 30435849 t fired, .

Time elapsed: 325 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-PT-0100-CTLFireability-00: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-03: CTL true skeleton: CTL model checker
Referendum-PT-0100-CTLFireability-04: CONJ false CONJ
Referendum-PT-0100-CTLFireability-05: CTL true CTL model checker
Referendum-PT-0100-CTLFireability-09: CTL true CTL model checker
Referendum-PT-0100-CTLFireability-10: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-11: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-12: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-13: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-14: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-PT-0100-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
Referendum-PT-0100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0100-CTLFireability-08: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 20/3290 8/32 Referendum-PT-0100-CTLFireability-01 1583208 m, 71754 m/sec, 40071927 t fired, .

Time elapsed: 330 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-PT-0100-CTLFireability-00: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-03: CTL true skeleton: CTL model checker
Referendum-PT-0100-CTLFireability-04: CONJ false CONJ
Referendum-PT-0100-CTLFireability-05: CTL true CTL model checker
Referendum-PT-0100-CTLFireability-09: CTL true CTL model checker
Referendum-PT-0100-CTLFireability-10: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-11: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-12: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-13: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-14: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-PT-0100-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
Referendum-PT-0100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0100-CTLFireability-08: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 25/3290 10/32 Referendum-PT-0100-CTLFireability-01 1939450 m, 71248 m/sec, 49776163 t fired, .

Time elapsed: 335 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-PT-0100-CTLFireability-00: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-03: CTL true skeleton: CTL model checker
Referendum-PT-0100-CTLFireability-04: CONJ false CONJ
Referendum-PT-0100-CTLFireability-05: CTL true CTL model checker
Referendum-PT-0100-CTLFireability-09: CTL true CTL model checker
Referendum-PT-0100-CTLFireability-10: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-11: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-12: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-13: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-14: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-PT-0100-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
Referendum-PT-0100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0100-CTLFireability-08: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 30/3290 12/32 Referendum-PT-0100-CTLFireability-01 2292982 m, 70706 m/sec, 59283295 t fired, .

Time elapsed: 340 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-PT-0100-CTLFireability-00: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-03: CTL true skeleton: CTL model checker
Referendum-PT-0100-CTLFireability-04: CONJ false CONJ
Referendum-PT-0100-CTLFireability-05: CTL true CTL model checker
Referendum-PT-0100-CTLFireability-09: CTL true CTL model checker
Referendum-PT-0100-CTLFireability-10: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-11: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-12: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-13: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-14: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-PT-0100-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
Referendum-PT-0100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0100-CTLFireability-08: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 35/3290 14/32 Referendum-PT-0100-CTLFireability-01 2635689 m, 68541 m/sec, 68476649 t fired, .

Time elapsed: 345 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-PT-0100-CTLFireability-00: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-03: CTL true skeleton: CTL model checker
Referendum-PT-0100-CTLFireability-04: CONJ false CONJ
Referendum-PT-0100-CTLFireability-05: CTL true CTL model checker
Referendum-PT-0100-CTLFireability-09: CTL true CTL model checker
Referendum-PT-0100-CTLFireability-10: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-11: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-12: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-13: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-14: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-PT-0100-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
Referendum-PT-0100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0100-CTLFireability-08: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 40/3290 15/32 Referendum-PT-0100-CTLFireability-01 2978918 m, 68645 m/sec, 77825915 t fired, .

Time elapsed: 350 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-PT-0100-CTLFireability-00: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-03: CTL true skeleton: CTL model checker
Referendum-PT-0100-CTLFireability-04: CONJ false CONJ
Referendum-PT-0100-CTLFireability-05: CTL true CTL model checker
Referendum-PT-0100-CTLFireability-09: CTL true CTL model checker
Referendum-PT-0100-CTLFireability-10: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-11: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-12: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-13: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-14: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-PT-0100-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
Referendum-PT-0100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0100-CTLFireability-08: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 45/3290 17/32 Referendum-PT-0100-CTLFireability-01 3310686 m, 66353 m/sec, 87121522 t fired, .

Time elapsed: 355 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-PT-0100-CTLFireability-00: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-03: CTL true skeleton: CTL model checker
Referendum-PT-0100-CTLFireability-04: CONJ false CONJ
Referendum-PT-0100-CTLFireability-05: CTL true CTL model checker
Referendum-PT-0100-CTLFireability-09: CTL true CTL model checker
Referendum-PT-0100-CTLFireability-10: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-11: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-12: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-13: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-14: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-PT-0100-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
Referendum-PT-0100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0100-CTLFireability-08: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 50/3290 19/32 Referendum-PT-0100-CTLFireability-01 3635213 m, 64905 m/sec, 96397254 t fired, .

Time elapsed: 360 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-PT-0100-CTLFireability-00: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-03: CTL true skeleton: CTL model checker
Referendum-PT-0100-CTLFireability-04: CONJ false CONJ
Referendum-PT-0100-CTLFireability-05: CTL true CTL model checker
Referendum-PT-0100-CTLFireability-09: CTL true CTL model checker
Referendum-PT-0100-CTLFireability-10: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-11: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-12: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-13: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-14: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-PT-0100-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
Referendum-PT-0100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0100-CTLFireability-08: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 55/3290 20/32 Referendum-PT-0100-CTLFireability-01 3953210 m, 63599 m/sec, 105685659 t fired, .

Time elapsed: 365 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-PT-0100-CTLFireability-00: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-03: CTL true skeleton: CTL model checker
Referendum-PT-0100-CTLFireability-04: CONJ false CONJ
Referendum-PT-0100-CTLFireability-05: CTL true CTL model checker
Referendum-PT-0100-CTLFireability-09: CTL true CTL model checker
Referendum-PT-0100-CTLFireability-10: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-11: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-12: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-13: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-14: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-PT-0100-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
Referendum-PT-0100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0100-CTLFireability-08: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 60/3290 22/32 Referendum-PT-0100-CTLFireability-01 4266820 m, 62722 m/sec, 114901722 t fired, .

Time elapsed: 370 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-PT-0100-CTLFireability-00: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-03: CTL true skeleton: CTL model checker
Referendum-PT-0100-CTLFireability-04: CONJ false CONJ
Referendum-PT-0100-CTLFireability-05: CTL true CTL model checker
Referendum-PT-0100-CTLFireability-09: CTL true CTL model checker
Referendum-PT-0100-CTLFireability-10: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-11: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-12: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-13: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-14: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-PT-0100-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
Referendum-PT-0100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0100-CTLFireability-08: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 65/3290 23/32 Referendum-PT-0100-CTLFireability-01 4613393 m, 69314 m/sec, 123860868 t fired, .

Time elapsed: 375 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-PT-0100-CTLFireability-00: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-03: CTL true skeleton: CTL model checker
Referendum-PT-0100-CTLFireability-04: CONJ false CONJ
Referendum-PT-0100-CTLFireability-05: CTL true CTL model checker
Referendum-PT-0100-CTLFireability-09: CTL true CTL model checker
Referendum-PT-0100-CTLFireability-10: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-11: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-12: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-13: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-14: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-PT-0100-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
Referendum-PT-0100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0100-CTLFireability-08: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 70/3290 25/32 Referendum-PT-0100-CTLFireability-01 4941725 m, 65666 m/sec, 132778755 t fired, .

Time elapsed: 380 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-PT-0100-CTLFireability-00: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-03: CTL true skeleton: CTL model checker
Referendum-PT-0100-CTLFireability-04: CONJ false CONJ
Referendum-PT-0100-CTLFireability-05: CTL true CTL model checker
Referendum-PT-0100-CTLFireability-09: CTL true CTL model checker
Referendum-PT-0100-CTLFireability-10: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-11: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-12: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-13: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-14: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-PT-0100-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
Referendum-PT-0100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0100-CTLFireability-08: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 75/3290 27/32 Referendum-PT-0100-CTLFireability-01 5244212 m, 60497 m/sec, 141581777 t fired, .

Time elapsed: 385 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-PT-0100-CTLFireability-00: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-03: CTL true skeleton: CTL model checker
Referendum-PT-0100-CTLFireability-04: CONJ false CONJ
Referendum-PT-0100-CTLFireability-05: CTL true CTL model checker
Referendum-PT-0100-CTLFireability-09: CTL true CTL model checker
Referendum-PT-0100-CTLFireability-10: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-11: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-12: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-13: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-14: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-PT-0100-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
Referendum-PT-0100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0100-CTLFireability-08: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 80/3290 28/32 Referendum-PT-0100-CTLFireability-01 5578484 m, 66854 m/sec, 150607663 t fired, .

Time elapsed: 390 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-PT-0100-CTLFireability-00: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-03: CTL true skeleton: CTL model checker
Referendum-PT-0100-CTLFireability-04: CONJ false CONJ
Referendum-PT-0100-CTLFireability-05: CTL true CTL model checker
Referendum-PT-0100-CTLFireability-09: CTL true CTL model checker
Referendum-PT-0100-CTLFireability-10: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-11: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-12: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-13: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-14: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-PT-0100-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
Referendum-PT-0100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0100-CTLFireability-08: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 85/3290 30/32 Referendum-PT-0100-CTLFireability-01 5886406 m, 61584 m/sec, 159529225 t fired, .

Time elapsed: 395 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-PT-0100-CTLFireability-00: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-03: CTL true skeleton: CTL model checker
Referendum-PT-0100-CTLFireability-04: CONJ false CONJ
Referendum-PT-0100-CTLFireability-05: CTL true CTL model checker
Referendum-PT-0100-CTLFireability-09: CTL true CTL model checker
Referendum-PT-0100-CTLFireability-10: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-11: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-12: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-13: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-14: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-PT-0100-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
Referendum-PT-0100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0100-CTLFireability-08: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 90/3290 31/32 Referendum-PT-0100-CTLFireability-01 6181564 m, 59031 m/sec, 168383691 t fired, .

Time elapsed: 400 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 4 (type EXCL) for Referendum-PT-0100-CTLFireability-01 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-PT-0100-CTLFireability-00: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-03: CTL true skeleton: CTL model checker
Referendum-PT-0100-CTLFireability-04: CONJ false CONJ
Referendum-PT-0100-CTLFireability-05: CTL true CTL model checker
Referendum-PT-0100-CTLFireability-09: CTL true CTL model checker
Referendum-PT-0100-CTLFireability-10: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-11: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-12: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-13: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-14: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Referendum-PT-0100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0100-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
Referendum-PT-0100-CTLFireability-08: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 405 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: Portfolio finished: no open tasks 16

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Referendum-PT-0100-CTLFireability-00: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-01: CTL unknown AGGR
Referendum-PT-0100-CTLFireability-02: CTL unknown AGGR
Referendum-PT-0100-CTLFireability-03: CTL true skeleton: CTL model checker
Referendum-PT-0100-CTLFireability-04: CONJ false CONJ
Referendum-PT-0100-CTLFireability-05: CTL true CTL model checker
Referendum-PT-0100-CTLFireability-06: CTL unknown AGGR
Referendum-PT-0100-CTLFireability-07: CTL unknown AGGR
Referendum-PT-0100-CTLFireability-08: CTL unknown AGGR
Referendum-PT-0100-CTLFireability-09: CTL true CTL model checker
Referendum-PT-0100-CTLFireability-10: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-11: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-12: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-13: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-14: CTL false CTL model checker
Referendum-PT-0100-CTLFireability-15: CTL true CTL model checker


Time elapsed: 405 secs. Pages in use: 32

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="Referendum-PT-0100"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lola"
echo " Input is Referendum-PT-0100, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r326-tall-167889198500498"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/Referendum-PT-0100.tgz
mv Referendum-PT-0100 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;