About the Execution of LoLA for Railroad-PT-100
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 16193.596 | 3600000.00 | 1327041.00 | 9068.60 | ?TFTTF?TFFTTT??T | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2023-input.r326-tall-167889198300394.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
.......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lola
Input is Railroad-PT-100, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r326-tall-167889198300394
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 5.6M
-rw-r--r-- 1 mcc users 5.8K Feb 25 22:34 CTLCardinality.txt
-rw-r--r-- 1 mcc users 51K Feb 25 22:34 CTLCardinality.xml
-rw-r--r-- 1 mcc users 4.7K Feb 25 22:33 CTLFireability.txt
-rw-r--r-- 1 mcc users 34K Feb 25 22:33 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:41 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.3K Jan 29 11:41 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 4.0K Feb 25 16:42 LTLCardinality.txt
-rw-r--r-- 1 mcc users 24K Feb 25 16:42 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.5K Feb 25 16:42 LTLFireability.txt
-rw-r--r-- 1 mcc users 16K Feb 25 16:42 LTLFireability.xml
-rw-r--r-- 1 mcc users 12K Feb 25 22:38 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 110K Feb 25 22:38 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 11K Feb 25 22:36 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 79K Feb 25 22:36 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.7K Feb 25 16:42 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Feb 25 16:42 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 equiv_col
-rw-r--r-- 1 mcc users 4 Mar 5 18:23 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 iscolored
-rw-r--r-- 1 mcc users 5.2M Mar 5 18:23 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME Railroad-PT-100-CTLFireability-00
FORMULA_NAME Railroad-PT-100-CTLFireability-01
FORMULA_NAME Railroad-PT-100-CTLFireability-02
FORMULA_NAME Railroad-PT-100-CTLFireability-03
FORMULA_NAME Railroad-PT-100-CTLFireability-04
FORMULA_NAME Railroad-PT-100-CTLFireability-05
FORMULA_NAME Railroad-PT-100-CTLFireability-06
FORMULA_NAME Railroad-PT-100-CTLFireability-07
FORMULA_NAME Railroad-PT-100-CTLFireability-08
FORMULA_NAME Railroad-PT-100-CTLFireability-09
FORMULA_NAME Railroad-PT-100-CTLFireability-10
FORMULA_NAME Railroad-PT-100-CTLFireability-11
FORMULA_NAME Railroad-PT-100-CTLFireability-12
FORMULA_NAME Railroad-PT-100-CTLFireability-13
FORMULA_NAME Railroad-PT-100-CTLFireability-14
FORMULA_NAME Railroad-PT-100-CTLFireability-15
=== Now, execution of the tool begins
BK_START 1679044801098
bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lola
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=Railroad-PT-100
Not applying reductions.
Model is PT
CTLFireability PT
starting LoLA
BK_INPUT Railroad-PT-100
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../lola/bin/
current directory: /home/mcc/execution
CTLFireability
FORMULA Railroad-PT-100-CTLFireability-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Railroad-PT-100-CTLFireability-01 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Railroad-PT-100-CTLFireability-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Railroad-PT-100-CTLFireability-12 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Railroad-PT-100-CTLFireability-11 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Railroad-PT-100-CTLFireability-15 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Railroad-PT-100-CTLFireability-04 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Railroad-PT-100-CTLFireability-10 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Railroad-PT-100-CTLFireability-03 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Railroad-PT-100-CTLFireability-02 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Railroad-PT-100-CTLFireability-07 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Railroad-PT-100-CTLFireability-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
TIME LIMIT: Killed by timeout after 3600 seconds
MemTotal: 16393216 kB
MemFree: 241556 kB
After kill :
MemTotal: 16393216 kB
MemFree: 16229672 kB
BK_TIME_CONFINEMENT_REACHED
--------------------
content from stderr:
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:116
lola: rewrite Frontend/Parser/formula_rewrite.k:183
lola: rewrite Frontend/Parser/formula_rewrite.k:469
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:179
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:162
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:117
lola: rewrite Frontend/Parser/formula_rewrite.k:281
lola: rewrite Frontend/Parser/formula_rewrite.k:159
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:122
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:469
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:165
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:115
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:475
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:388
lola: rewrite Frontend/Parser/formula_rewrite.k:448
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:162
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:162
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:138
lola: rewrite Frontend/Parser/formula_rewrite.k:388
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:179
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:121
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: RELEASE
lola: Rule S: 100 transitions removed,301 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: LAUNCH INITIAL
lola: LAUNCH task # 4 (type CNST) for 3 Railroad-PT-100-CTLFireability-01
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: LAUNCH INITIAL
lola: LAUNCH task # 29 (type CNST) for 28 Railroad-PT-100-CTLFireability-08
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: FINISHED task # 29 (type CNST) for Railroad-PT-100-CTLFireability-08
lola: result : false
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 53 (type SKEL/FNDP) for 40 Railroad-PT-100-CTLFireability-12
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 54 (type SKEL/EQUN) for 40 Railroad-PT-100-CTLFireability-12
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 55 (type SKEL/SRCH) for 40 Railroad-PT-100-CTLFireability-12
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 4 (type CNST) for Railroad-PT-100-CTLFireability-01
lola: result : true
lola: LAUNCH task # 56 (type SKEL/SRCH) for 40 Railroad-PT-100-CTLFireability-12
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 56 (type SKEL/SRCH) for Railroad-PT-100-CTLFireability-12
lola: result : unknown
lola: markings : 5
lola: fired transitions : 4
lola: time used : 0.000000
lola: memory pages used : 1
lola: FINISHED task # 53 (type SKEL/FNDP) for Railroad-PT-100-CTLFireability-12
lola: result : true
lola: fired transitions : 116
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 54 (type EQUN) for Railroad-PT-100-CTLFireability-12 (obsolete)
lola: CANCELED task # 55 (type SRCH) for Railroad-PT-100-CTLFireability-12 (obsolete)
sara: try reading problem file /home/mcc/execution/CTLFireability-54.sara.
lola: Created skeleton in 0.000000 secs.
sara: place or transition ordering is non-deterministic
lola: Created skeleton in 0.000000 secs.
lola: FINISHED task # 54 (type SKEL/EQUN) for Railroad-PT-100-CTLFireability-12
lola: result : true
lola: Created skeleton in 1.000000 secs.
lola: RELEASE
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 58 (type SKEL/FNDP) for 25 Railroad-PT-100-CTLFireability-07
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 59 (type SKEL/EQUN) for 25 Railroad-PT-100-CTLFireability-07
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 60 (type SKEL/SRCH) for 25 Railroad-PT-100-CTLFireability-07
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 61 (type SKEL/SRCH) for 25 Railroad-PT-100-CTLFireability-07
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 61 (type SKEL/SRCH) for Railroad-PT-100-CTLFireability-07
lola: result : unknown
lola: markings : 7
lola: fired transitions : 6
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 60 (type SKEL/SRCH) for Railroad-PT-100-CTLFireability-07
lola: result : true
lola: markings : 22
lola: fired transitions : 21
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 58 (type FNDP) for Railroad-PT-100-CTLFireability-07 (obsolete)
lola: CANCELED task # 59 (type EQUN) for Railroad-PT-100-CTLFireability-07 (obsolete)
lola: FINISHED task # 58 (type SKEL/FNDP) for Railroad-PT-100-CTLFireability-07
lola: result : true
lola: fired transitions : 20
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
sara: try reading problem file /home/mcc/execution/CTLFireability-59.sara.
lola: Created skeleton in 0.000000 secs.
sara: place or transition ordering is non-deterministic
lola: Created skeleton in 0.000000 secs.
lola: RELEASE
lola: FINISHED task # 59 (type SKEL/EQUN) for Railroad-PT-100-CTLFireability-07
lola: result : true
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 64 (type SKEL/FNDP) for 31 Railroad-PT-100-CTLFireability-09
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 65 (type SKEL/EQUN) for 31 Railroad-PT-100-CTLFireability-09
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 66 (type SKEL/SRCH) for 31 Railroad-PT-100-CTLFireability-09
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 67 (type SKEL/SRCH) for 31 Railroad-PT-100-CTLFireability-09
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 66 (type SKEL/SRCH) for Railroad-PT-100-CTLFireability-09
lola: result : true
lola: markings : 144
lola: fired transitions : 143
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 64 (type FNDP) for Railroad-PT-100-CTLFireability-09 (obsolete)
lola: CANCELED task # 65 (type EQUN) for Railroad-PT-100-CTLFireability-09 (obsolete)
lola: CANCELED task # 67 (type SRCH) for Railroad-PT-100-CTLFireability-09 (obsolete)
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 64 (type SKEL/FNDP) for Railroad-PT-100-CTLFireability-09
lola: result : true
lola: fired transitions : 142
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
sara: try reading problem file /home/mcc/execution/CTLFireability-65.sara.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:753
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 69 (type SKEL/SRCH) for 19 Railroad-PT-100-CTLFireability-05
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 69 (type SKEL/SRCH) for Railroad-PT-100-CTLFireability-05
lola: result : true
lola: markings : 197
lola: fired transitions : 196
lola: time used : 0.000000
lola: memory pages used : 1
sara: place or transition ordering is non-deterministic
lola: FINISHED task # 65 (type SKEL/EQUN) for Railroad-PT-100-CTLFireability-09
lola: result : true
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-03: DISJ 0 0 0 0 2 0 0 0
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-05: AXAG 0 0 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-07: EF 0 0 0 0 4 0 0 0
Railroad-PT-100-CTLFireability-09: AG 0 0 0 0 3 0 0 1
Railroad-PT-100-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-12: EF 0 0 0 0 3 0 0 1
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-15: EG 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 12 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-03: DISJ 0 0 0 0 2 0 0 0
Railroad-PT-100-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-05: AXAG 0 0 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-07: EF 0 0 0 0 4 0 0 0
Railroad-PT-100-CTLFireability-09: AG 0 0 0 0 3 0 0 1
Railroad-PT-100-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-12: EF 0 0 0 0 3 0 0 1
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-15: EG 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 17 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 73 (type EXCL) for 31 Railroad-PT-100-CTLFireability-09
lola: time limit : 238 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 71 (type FNDP) for 31 Railroad-PT-100-CTLFireability-09
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 72 (type EQUN) for 31 Railroad-PT-100-CTLFireability-09
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 74 (type SRCH) for 31 Railroad-PT-100-CTLFireability-09
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
sara: try reading problem file /home/mcc/execution/CTLFireability-72.sara.
lola: FINISHED task # 73 (type EXCL) for Railroad-PT-100-CTLFireability-09
lola: result : true
lola: markings : 144
lola: fired transitions : 143
lola: time used : 2.000000
lola: memory pages used : 1
lola: CANCELED task # 71 (type FNDP) for Railroad-PT-100-CTLFireability-09 (obsolete)
lola: CANCELED task # 72 (type EQUN) for Railroad-PT-100-CTLFireability-09 (obsolete)
lola: CANCELED task # 74 (type SRCH) for Railroad-PT-100-CTLFireability-09 (obsolete)
lola: LAUNCH task # 77 (type EXCL) for 40 Railroad-PT-100-CTLFireability-12
lola: time limit : 255 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 75 (type FNDP) for 40 Railroad-PT-100-CTLFireability-12
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 76 (type EQUN) for 40 Railroad-PT-100-CTLFireability-12
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 78 (type SRCH) for 40 Railroad-PT-100-CTLFireability-12
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 74 (type SRCH) for Railroad-PT-100-CTLFireability-09
lola: result : unknown
lola: time used : 2.000000
lola: memory pages used : 1
lola: FINISHED task # 71 (type FNDP) for Railroad-PT-100-CTLFireability-09
lola: result : true
lola: fired transitions : 142
lola: tried executions : 1
lola: time used : 2.000000
lola: memory pages used : 0
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: FINISHED task # 78 (type SRCH) for Railroad-PT-100-CTLFireability-12
lola: result : unknown
lola: time used : 0.000000
lola: memory pages used : 1
sara: try reading problem file /home/mcc/execution/CTLFireability-76.sara.
lola: FINISHED task # 77 (type EXCL) for Railroad-PT-100-CTLFireability-12
lola: result : true
lola: markings : 121
lola: fired transitions : 120
lola: time used : 1.000000
lola: memory pages used : 1
lola: CANCELED task # 75 (type FNDP) for Railroad-PT-100-CTLFireability-12 (obsolete)
lola: CANCELED task # 76 (type EQUN) for Railroad-PT-100-CTLFireability-12 (obsolete)
lola: LAUNCH task # 38 (type EXCL) for 37 Railroad-PT-100-CTLFireability-11
lola: time limit : 275 sec
lola: memory limit: 32 pages
lola: FINISHED task # 76 (type EQUN) for Railroad-PT-100-CTLFireability-12
lola: result : unknown
lola: FINISHED task # 38 (type EXCL) for Railroad-PT-100-CTLFireability-11
lola: result : true
lola: markings : 42
lola: fired transitions : 84
lola: time used : 0.000000
lola: memory pages used : 1
lola: FINISHED task # 75 (type FNDP) for Railroad-PT-100-CTLFireability-12
lola: result : unknown
lola: fired transitions : 80
lola: tried executions : 2
lola: time used : 1.000000
lola: memory pages used : 0
lola: LAUNCH task # 50 (type EXCL) for 49 Railroad-PT-100-CTLFireability-15
lola: time limit : 298 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: FINISHED task # 50 (type EXCL) for Railroad-PT-100-CTLFireability-15
lola: result : true
lola: markings : 12
lola: fired transitions : 12
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 17 (type EXCL) for 16 Railroad-PT-100-CTLFireability-04
lola: time limit : 325 sec
lola: memory limit: 32 pages
lola: FINISHED task # 17 (type EXCL) for Railroad-PT-100-CTLFireability-04
lola: result : true
lola: markings : 42
lola: fired transitions : 87
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: LAUNCH task # 35 (type EXCL) for 34 Railroad-PT-100-CTLFireability-10
lola: time limit : 357 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: FINISHED task # 35 (type EXCL) for Railroad-PT-100-CTLFireability-10
lola: result : true
lola: markings : 45
lola: fired transitions : 90
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 12 (type EXCL) for 9 Railroad-PT-100-CTLFireability-03
lola: time limit : 447 sec
lola: memory limit: 32 pages
lola: FINISHED task # 12 (type EXCL) for Railroad-PT-100-CTLFireability-03
lola: result : true
lola: markings : 3982
lola: fired transitions : 4081
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 7 (type EXCL) for 6 Railroad-PT-100-CTLFireability-02
lola: time limit : 596 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:753
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: FINISHED task # 7 (type EXCL) for Railroad-PT-100-CTLFireability-02
lola: result : false
lola: markings : 3981
lola: fired transitions : 4080
lola: time used : 1.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 80 (type EXCL) for 19 Railroad-PT-100-CTLFireability-05
lola: time limit : 596 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-05: AXAG 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-07: EF 3 0 0 0 4 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
80 EXEF EXCL 0/596 0/32 Railroad-PT-100-CTLFireability-05 --
Time elapsed: 22 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 16
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 79 (type FNDP) for 25 Railroad-PT-100-CTLFireability-07
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 81 (type EQUN) for 25 Railroad-PT-100-CTLFireability-07
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 83 (type SRCH) for 25 Railroad-PT-100-CTLFireability-07
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 83 (type SRCH) for Railroad-PT-100-CTLFireability-07
lola: result : unknown
lola: time used : 0.000000
lola: memory pages used : 1
lola: FINISHED task # 79 (type FNDP) for Railroad-PT-100-CTLFireability-07
lola: result : true
lola: fired transitions : 21
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 81 (type EQUN) for Railroad-PT-100-CTLFireability-07 (obsolete)
lola: FINISHED task # 80 (type EXCL) for Railroad-PT-100-CTLFireability-05
lola: result : true
lola: markings : 197
lola: fired transitions : 196
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 47 (type EXCL) for 46 Railroad-PT-100-CTLFireability-14
lola: time limit : 894 sec
lola: memory limit: 32 pages
sara: try reading problem file /home/mcc/execution/CTLFireability-81.sara.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 5/894 2/32 Railroad-PT-100-CTLFireability-14 191013 m, 38202 m/sec, 459878 t fired, .
Time elapsed: 27 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 10/894 3/32 Railroad-PT-100-CTLFireability-14 391067 m, 40010 m/sec, 1003129 t fired, .
Time elapsed: 32 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 16
sara: place or transition ordering is non-deterministic
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 15/894 3/32 Railroad-PT-100-CTLFireability-14 587043 m, 39195 m/sec, 1554914 t fired, .
Time elapsed: 37 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 16
sara: place or transition ordering is non-deterministic
lola: FINISHED task # 72 (type EQUN) for Railroad-PT-100-CTLFireability-09
lola: result : true
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 20/894 4/32 Railroad-PT-100-CTLFireability-14 780910 m, 38773 m/sec, 2108373 t fired, .
Time elapsed: 42 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 16
lola: FINISHED task # 81 (type EQUN) for Railroad-PT-100-CTLFireability-07
lola: result : true
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 25/894 5/32 Railroad-PT-100-CTLFireability-14 968557 m, 37529 m/sec, 2672339 t fired, .
Time elapsed: 47 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 30/894 6/32 Railroad-PT-100-CTLFireability-14 1156223 m, 37533 m/sec, 3231855 t fired, .
Time elapsed: 52 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 35/894 7/32 Railroad-PT-100-CTLFireability-14 1341006 m, 36956 m/sec, 3796773 t fired, .
Time elapsed: 57 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 40/894 8/32 Railroad-PT-100-CTLFireability-14 1530288 m, 37856 m/sec, 4376261 t fired, .
Time elapsed: 62 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 45/894 9/32 Railroad-PT-100-CTLFireability-14 1734325 m, 40807 m/sec, 4905659 t fired, .
Time elapsed: 67 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 50/894 10/32 Railroad-PT-100-CTLFireability-14 1935227 m, 40180 m/sec, 5464052 t fired, .
Time elapsed: 72 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 55/894 11/32 Railroad-PT-100-CTLFireability-14 2132383 m, 39431 m/sec, 6037792 t fired, .
Time elapsed: 77 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 60/894 12/32 Railroad-PT-100-CTLFireability-14 2327064 m, 38936 m/sec, 6615311 t fired, .
Time elapsed: 82 secs. Pages in use: 12
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 65/894 13/32 Railroad-PT-100-CTLFireability-14 2519112 m, 38409 m/sec, 7205934 t fired, .
Time elapsed: 87 secs. Pages in use: 13
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 70/894 14/32 Railroad-PT-100-CTLFireability-14 2709526 m, 38082 m/sec, 7797205 t fired, .
Time elapsed: 92 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 75/894 15/32 Railroad-PT-100-CTLFireability-14 2898507 m, 37796 m/sec, 8394844 t fired, .
Time elapsed: 97 secs. Pages in use: 15
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 80/894 16/32 Railroad-PT-100-CTLFireability-14 3100476 m, 40393 m/sec, 8901610 t fired, .
Time elapsed: 102 secs. Pages in use: 16
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 85/894 17/32 Railroad-PT-100-CTLFireability-14 3314305 m, 42765 m/sec, 9376374 t fired, .
Time elapsed: 107 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 90/894 18/32 Railroad-PT-100-CTLFireability-14 3524050 m, 41949 m/sec, 9862152 t fired, .
Time elapsed: 112 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 95/894 19/32 Railroad-PT-100-CTLFireability-14 3729675 m, 41125 m/sec, 10358184 t fired, .
Time elapsed: 117 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 100/894 20/32 Railroad-PT-100-CTLFireability-14 3932587 m, 40582 m/sec, 10866353 t fired, .
Time elapsed: 122 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 105/894 21/32 Railroad-PT-100-CTLFireability-14 4134047 m, 40292 m/sec, 11379063 t fired, .
Time elapsed: 127 secs. Pages in use: 21
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 110/894 22/32 Railroad-PT-100-CTLFireability-14 4334060 m, 40002 m/sec, 11892753 t fired, .
Time elapsed: 132 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 115/894 23/32 Railroad-PT-100-CTLFireability-14 4532270 m, 39642 m/sec, 12416871 t fired, .
Time elapsed: 137 secs. Pages in use: 23
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 120/894 24/32 Railroad-PT-100-CTLFireability-14 4729942 m, 39534 m/sec, 12939819 t fired, .
Time elapsed: 142 secs. Pages in use: 24
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 125/894 25/32 Railroad-PT-100-CTLFireability-14 4927149 m, 39441 m/sec, 13459298 t fired, .
Time elapsed: 147 secs. Pages in use: 25
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 130/894 26/32 Railroad-PT-100-CTLFireability-14 5122692 m, 39108 m/sec, 13986584 t fired, .
Time elapsed: 152 secs. Pages in use: 26
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 135/894 27/32 Railroad-PT-100-CTLFireability-14 5317873 m, 39036 m/sec, 14513744 t fired, .
Time elapsed: 157 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 140/894 28/32 Railroad-PT-100-CTLFireability-14 5513330 m, 39091 m/sec, 15038911 t fired, .
Time elapsed: 162 secs. Pages in use: 28
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 145/894 29/32 Railroad-PT-100-CTLFireability-14 5708252 m, 38984 m/sec, 15567102 t fired, .
Time elapsed: 167 secs. Pages in use: 29
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 150/894 30/32 Railroad-PT-100-CTLFireability-14 5901440 m, 38637 m/sec, 16100650 t fired, .
Time elapsed: 172 secs. Pages in use: 30
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 155/894 31/32 Railroad-PT-100-CTLFireability-14 6094195 m, 38551 m/sec, 16631806 t fired, .
Time elapsed: 177 secs. Pages in use: 31
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 160/894 32/32 Railroad-PT-100-CTLFireability-14 6284493 m, 38059 m/sec, 17163978 t fired, .
Time elapsed: 182 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 47 (type EXCL) for Railroad-PT-100-CTLFireability-14 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 187 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 44 (type EXCL) for 43 Railroad-PT-100-CTLFireability-13
lola: time limit : 1137 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 5/1137 2/32 Railroad-PT-100-CTLFireability-13 192161 m, 38432 m/sec, 846647 t fired, .
Time elapsed: 192 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 10/1137 2/32 Railroad-PT-100-CTLFireability-13 370767 m, 35721 m/sec, 1687531 t fired, .
Time elapsed: 197 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 15/1137 3/32 Railroad-PT-100-CTLFireability-13 545988 m, 35044 m/sec, 2529489 t fired, .
Time elapsed: 202 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 20/1137 4/32 Railroad-PT-100-CTLFireability-13 717725 m, 34347 m/sec, 3369590 t fired, .
Time elapsed: 207 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 25/1137 5/32 Railroad-PT-100-CTLFireability-13 888102 m, 34075 m/sec, 4206949 t fired, .
Time elapsed: 212 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 30/1137 6/32 Railroad-PT-100-CTLFireability-13 1055114 m, 33402 m/sec, 5045736 t fired, .
Time elapsed: 217 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 35/1137 7/32 Railroad-PT-100-CTLFireability-13 1223313 m, 33639 m/sec, 5881487 t fired, .
Time elapsed: 222 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 40/1137 7/32 Railroad-PT-100-CTLFireability-13 1388527 m, 33042 m/sec, 6720102 t fired, .
Time elapsed: 227 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 45/1137 8/32 Railroad-PT-100-CTLFireability-13 1553599 m, 33014 m/sec, 7556117 t fired, .
Time elapsed: 232 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 50/1137 9/32 Railroad-PT-100-CTLFireability-13 1735731 m, 36426 m/sec, 8380850 t fired, .
Time elapsed: 237 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 55/1137 10/32 Railroad-PT-100-CTLFireability-13 1912361 m, 35326 m/sec, 9223240 t fired, .
Time elapsed: 242 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 60/1137 11/32 Railroad-PT-100-CTLFireability-13 2085578 m, 34643 m/sec, 10068846 t fired, .
Time elapsed: 247 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 65/1137 12/32 Railroad-PT-100-CTLFireability-13 2257282 m, 34340 m/sec, 10916865 t fired, .
Time elapsed: 252 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 70/1137 13/32 Railroad-PT-100-CTLFireability-13 2426929 m, 33929 m/sec, 11775308 t fired, .
Time elapsed: 257 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 75/1137 14/32 Railroad-PT-100-CTLFireability-13 2595248 m, 33663 m/sec, 12631490 t fired, .
Time elapsed: 262 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 80/1137 14/32 Railroad-PT-100-CTLFireability-13 2762945 m, 33539 m/sec, 13487974 t fired, .
Time elapsed: 267 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 85/1137 15/32 Railroad-PT-100-CTLFireability-13 2929817 m, 33374 m/sec, 14345175 t fired, .
Time elapsed: 272 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 90/1137 16/32 Railroad-PT-100-CTLFireability-13 3109901 m, 36016 m/sec, 15142638 t fired, .
Time elapsed: 277 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 95/1137 17/32 Railroad-PT-100-CTLFireability-13 3299119 m, 37843 m/sec, 15940270 t fired, .
Time elapsed: 282 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 100/1137 18/32 Railroad-PT-100-CTLFireability-13 3484767 m, 37129 m/sec, 16739477 t fired, .
Time elapsed: 287 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 105/1137 19/32 Railroad-PT-100-CTLFireability-13 3666403 m, 36327 m/sec, 17537022 t fired, .
Time elapsed: 292 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 110/1137 20/32 Railroad-PT-100-CTLFireability-13 3845419 m, 35803 m/sec, 18336918 t fired, .
Time elapsed: 297 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 115/1137 21/32 Railroad-PT-100-CTLFireability-13 4022990 m, 35514 m/sec, 19138773 t fired, .
Time elapsed: 302 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 120/1137 22/32 Railroad-PT-100-CTLFireability-13 4199233 m, 35248 m/sec, 19942015 t fired, .
Time elapsed: 307 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 125/1137 23/32 Railroad-PT-100-CTLFireability-13 4373932 m, 34939 m/sec, 20746104 t fired, .
Time elapsed: 312 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 130/1137 23/32 Railroad-PT-100-CTLFireability-13 4547887 m, 34791 m/sec, 21552759 t fired, .
Time elapsed: 317 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 135/1137 24/32 Railroad-PT-100-CTLFireability-13 4721265 m, 34675 m/sec, 22358731 t fired, .
Time elapsed: 322 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 140/1137 25/32 Railroad-PT-100-CTLFireability-13 4894153 m, 34577 m/sec, 23161899 t fired, .
Time elapsed: 327 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 145/1137 26/32 Railroad-PT-100-CTLFireability-13 5066522 m, 34473 m/sec, 23967731 t fired, .
Time elapsed: 332 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 150/1137 27/32 Railroad-PT-100-CTLFireability-13 5238079 m, 34311 m/sec, 24771995 t fired, .
Time elapsed: 337 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 155/1137 28/32 Railroad-PT-100-CTLFireability-13 5409474 m, 34279 m/sec, 25578629 t fired, .
Time elapsed: 342 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 160/1137 29/32 Railroad-PT-100-CTLFireability-13 5581499 m, 34405 m/sec, 26386060 t fired, .
Time elapsed: 347 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 165/1137 30/32 Railroad-PT-100-CTLFireability-13 5754838 m, 34667 m/sec, 27202382 t fired, .
Time elapsed: 352 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 170/1137 30/32 Railroad-PT-100-CTLFireability-13 5926232 m, 34278 m/sec, 28023556 t fired, .
Time elapsed: 357 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 175/1137 31/32 Railroad-PT-100-CTLFireability-13 6098287 m, 34411 m/sec, 28839708 t fired, .
Time elapsed: 362 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 180/1137 32/32 Railroad-PT-100-CTLFireability-13 6269530 m, 34248 m/sec, 29658891 t fired, .
Time elapsed: 367 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 44 (type EXCL) for Railroad-PT-100-CTLFireability-13 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 372 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 1 (type EXCL) for 0 Railroad-PT-100-CTLFireability-00
lola: time limit : 1614 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 5/1614 1/32 Railroad-PT-100-CTLFireability-00 53172 m, 10634 m/sec, 111629 t fired, .
Time elapsed: 377 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 10/1614 1/32 Railroad-PT-100-CTLFireability-00 103443 m, 10054 m/sec, 236170 t fired, .
Time elapsed: 382 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 15/1614 1/32 Railroad-PT-100-CTLFireability-00 153550 m, 10021 m/sec, 363055 t fired, .
Time elapsed: 387 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 20/1614 2/32 Railroad-PT-100-CTLFireability-00 205862 m, 10462 m/sec, 497138 t fired, .
Time elapsed: 392 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 25/1614 2/32 Railroad-PT-100-CTLFireability-00 255912 m, 10010 m/sec, 628631 t fired, .
Time elapsed: 397 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 30/1614 2/32 Railroad-PT-100-CTLFireability-00 306392 m, 10096 m/sec, 766570 t fired, .
Time elapsed: 402 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 35/1614 2/32 Railroad-PT-100-CTLFireability-00 355872 m, 9896 m/sec, 904835 t fired, .
Time elapsed: 407 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 40/1614 3/32 Railroad-PT-100-CTLFireability-00 404438 m, 9713 m/sec, 1040336 t fired, .
Time elapsed: 412 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 45/1614 3/32 Railroad-PT-100-CTLFireability-00 454516 m, 10015 m/sec, 1179045 t fired, .
Time elapsed: 417 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 50/1614 3/32 Railroad-PT-100-CTLFireability-00 503629 m, 9822 m/sec, 1318614 t fired, .
Time elapsed: 422 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 55/1614 3/32 Railroad-PT-100-CTLFireability-00 550929 m, 9460 m/sec, 1451921 t fired, .
Time elapsed: 427 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 60/1614 4/32 Railroad-PT-100-CTLFireability-00 599856 m, 9785 m/sec, 1591492 t fired, .
Time elapsed: 432 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 65/1614 4/32 Railroad-PT-100-CTLFireability-00 648228 m, 9674 m/sec, 1730843 t fired, .
Time elapsed: 437 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 70/1614 4/32 Railroad-PT-100-CTLFireability-00 696067 m, 9567 m/sec, 1871706 t fired, .
Time elapsed: 442 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 75/1614 4/32 Railroad-PT-100-CTLFireability-00 746165 m, 10019 m/sec, 2016185 t fired, .
Time elapsed: 447 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 80/1614 5/32 Railroad-PT-100-CTLFireability-00 795264 m, 9819 m/sec, 2150819 t fired, .
Time elapsed: 452 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 85/1614 5/32 Railroad-PT-100-CTLFireability-00 842801 m, 9507 m/sec, 2295346 t fired, .
Time elapsed: 457 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 90/1614 5/32 Railroad-PT-100-CTLFireability-00 890294 m, 9498 m/sec, 2437203 t fired, .
Time elapsed: 462 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 95/1614 5/32 Railroad-PT-100-CTLFireability-00 938223 m, 9585 m/sec, 2581711 t fired, .
Time elapsed: 467 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 100/1614 5/32 Railroad-PT-100-CTLFireability-00 986858 m, 9727 m/sec, 2727277 t fired, .
Time elapsed: 472 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 105/1614 6/32 Railroad-PT-100-CTLFireability-00 1035113 m, 9651 m/sec, 2873994 t fired, .
Time elapsed: 477 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 110/1614 6/32 Railroad-PT-100-CTLFireability-00 1083187 m, 9614 m/sec, 3010940 t fired, .
Time elapsed: 482 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 115/1614 6/32 Railroad-PT-100-CTLFireability-00 1130859 m, 9534 m/sec, 3155006 t fired, .
Time elapsed: 487 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 120/1614 6/32 Railroad-PT-100-CTLFireability-00 1179151 m, 9658 m/sec, 3302966 t fired, .
Time elapsed: 492 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 125/1614 7/32 Railroad-PT-100-CTLFireability-00 1228051 m, 9780 m/sec, 3448353 t fired, .
Time elapsed: 497 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 130/1614 7/32 Railroad-PT-100-CTLFireability-00 1276453 m, 9680 m/sec, 3595982 t fired, .
Time elapsed: 502 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 135/1614 7/32 Railroad-PT-100-CTLFireability-00 1323038 m, 9317 m/sec, 3740647 t fired, .
Time elapsed: 507 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 140/1614 7/32 Railroad-PT-100-CTLFireability-00 1369424 m, 9277 m/sec, 3883621 t fired, .
Time elapsed: 512 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 145/1614 8/32 Railroad-PT-100-CTLFireability-00 1415433 m, 9201 m/sec, 4027531 t fired, .
Time elapsed: 517 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 150/1614 8/32 Railroad-PT-100-CTLFireability-00 1461290 m, 9171 m/sec, 4166056 t fired, .
Time elapsed: 522 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 155/1614 8/32 Railroad-PT-100-CTLFireability-00 1508546 m, 9451 m/sec, 4309481 t fired, .
Time elapsed: 527 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 160/1614 8/32 Railroad-PT-100-CTLFireability-00 1557884 m, 9867 m/sec, 4462054 t fired, .
Time elapsed: 532 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 165/1614 9/32 Railroad-PT-100-CTLFireability-00 1607106 m, 9844 m/sec, 4580750 t fired, .
Time elapsed: 537 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 170/1614 9/32 Railroad-PT-100-CTLFireability-00 1653560 m, 9290 m/sec, 4694679 t fired, .
Time elapsed: 542 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 175/1614 9/32 Railroad-PT-100-CTLFireability-00 1701928 m, 9673 m/sec, 4820423 t fired, .
Time elapsed: 547 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 180/1614 9/32 Railroad-PT-100-CTLFireability-00 1749879 m, 9590 m/sec, 4949062 t fired, .
Time elapsed: 552 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 185/1614 10/32 Railroad-PT-100-CTLFireability-00 1796487 m, 9321 m/sec, 5079364 t fired, .
Time elapsed: 557 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 190/1614 10/32 Railroad-PT-100-CTLFireability-00 1845171 m, 9736 m/sec, 5213949 t fired, .
Time elapsed: 562 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 195/1614 10/32 Railroad-PT-100-CTLFireability-00 1892080 m, 9381 m/sec, 5344293 t fired, .
Time elapsed: 567 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 200/1614 10/32 Railroad-PT-100-CTLFireability-00 1939557 m, 9495 m/sec, 5476668 t fired, .
Time elapsed: 572 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 205/1614 10/32 Railroad-PT-100-CTLFireability-00 1986870 m, 9462 m/sec, 5609752 t fired, .
Time elapsed: 577 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 210/1614 11/32 Railroad-PT-100-CTLFireability-00 2032103 m, 9046 m/sec, 5744167 t fired, .
Time elapsed: 582 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 215/1614 11/32 Railroad-PT-100-CTLFireability-00 2074105 m, 8400 m/sec, 5864736 t fired, .
Time elapsed: 587 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 220/1614 11/32 Railroad-PT-100-CTLFireability-00 2119412 m, 9061 m/sec, 5999126 t fired, .
Time elapsed: 592 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 225/1614 11/32 Railroad-PT-100-CTLFireability-00 2166070 m, 9331 m/sec, 6131753 t fired, .
Time elapsed: 597 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 230/1614 12/32 Railroad-PT-100-CTLFireability-00 2213615 m, 9509 m/sec, 6270715 t fired, .
Time elapsed: 602 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 235/1614 12/32 Railroad-PT-100-CTLFireability-00 2260471 m, 9371 m/sec, 6411991 t fired, .
Time elapsed: 607 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 240/1614 12/32 Railroad-PT-100-CTLFireability-00 2307669 m, 9439 m/sec, 6554619 t fired, .
Time elapsed: 612 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 245/1614 12/32 Railroad-PT-100-CTLFireability-00 2354822 m, 9430 m/sec, 6699707 t fired, .
Time elapsed: 617 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 250/1614 13/32 Railroad-PT-100-CTLFireability-00 2399830 m, 9001 m/sec, 6838009 t fired, .
Time elapsed: 622 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 255/1614 13/32 Railroad-PT-100-CTLFireability-00 2445575 m, 9149 m/sec, 6980004 t fired, .
Time elapsed: 627 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 260/1614 13/32 Railroad-PT-100-CTLFireability-00 2491945 m, 9274 m/sec, 7125253 t fired, .
Time elapsed: 632 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 265/1614 13/32 Railroad-PT-100-CTLFireability-00 2537862 m, 9183 m/sec, 7264121 t fired, .
Time elapsed: 637 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 270/1614 13/32 Railroad-PT-100-CTLFireability-00 2582214 m, 8870 m/sec, 7400741 t fired, .
Time elapsed: 642 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 275/1614 14/32 Railroad-PT-100-CTLFireability-00 2629914 m, 9540 m/sec, 7548071 t fired, .
Time elapsed: 647 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 280/1614 14/32 Railroad-PT-100-CTLFireability-00 2676973 m, 9411 m/sec, 7697392 t fired, .
Time elapsed: 652 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 285/1614 14/32 Railroad-PT-100-CTLFireability-00 2721879 m, 8981 m/sec, 7835202 t fired, .
Time elapsed: 657 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 290/1614 14/32 Railroad-PT-100-CTLFireability-00 2767180 m, 9060 m/sec, 7975648 t fired, .
Time elapsed: 662 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 295/1614 15/32 Railroad-PT-100-CTLFireability-00 2813332 m, 9230 m/sec, 8122521 t fired, .
Time elapsed: 667 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 300/1614 15/32 Railroad-PT-100-CTLFireability-00 2859679 m, 9269 m/sec, 8271263 t fired, .
Time elapsed: 672 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 305/1614 15/32 Railroad-PT-100-CTLFireability-00 2906490 m, 9362 m/sec, 8421083 t fired, .
Time elapsed: 677 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 310/1614 15/32 Railroad-PT-100-CTLFireability-00 2950288 m, 8759 m/sec, 8536505 t fired, .
Time elapsed: 682 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 315/1614 15/32 Railroad-PT-100-CTLFireability-00 2996431 m, 9228 m/sec, 8649085 t fired, .
Time elapsed: 687 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 320/1614 16/32 Railroad-PT-100-CTLFireability-00 3042797 m, 9273 m/sec, 8767559 t fired, .
Time elapsed: 692 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 325/1614 16/32 Railroad-PT-100-CTLFireability-00 3085987 m, 8638 m/sec, 8867267 t fired, .
Time elapsed: 697 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 330/1614 16/32 Railroad-PT-100-CTLFireability-00 3131142 m, 9031 m/sec, 8971644 t fired, .
Time elapsed: 702 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 335/1614 16/32 Railroad-PT-100-CTLFireability-00 3175533 m, 8878 m/sec, 9082191 t fired, .
Time elapsed: 707 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 340/1614 17/32 Railroad-PT-100-CTLFireability-00 3218667 m, 8626 m/sec, 9174302 t fired, .
Time elapsed: 712 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 345/1614 17/32 Railroad-PT-100-CTLFireability-00 3260958 m, 8458 m/sec, 9261027 t fired, .
Time elapsed: 717 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 350/1614 17/32 Railroad-PT-100-CTLFireability-00 3303087 m, 8425 m/sec, 9351921 t fired, .
Time elapsed: 722 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 355/1614 17/32 Railroad-PT-100-CTLFireability-00 3344724 m, 8327 m/sec, 9444875 t fired, .
Time elapsed: 727 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 360/1614 18/32 Railroad-PT-100-CTLFireability-00 3387349 m, 8525 m/sec, 9540260 t fired, .
Time elapsed: 732 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 365/1614 18/32 Railroad-PT-100-CTLFireability-00 3429098 m, 8349 m/sec, 9637116 t fired, .
Time elapsed: 737 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 370/1614 18/32 Railroad-PT-100-CTLFireability-00 3469966 m, 8173 m/sec, 9733877 t fired, .
Time elapsed: 742 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 375/1614 18/32 Railroad-PT-100-CTLFireability-00 3510402 m, 8087 m/sec, 9829034 t fired, .
Time elapsed: 747 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 380/1614 18/32 Railroad-PT-100-CTLFireability-00 3551172 m, 8154 m/sec, 9925841 t fired, .
Time elapsed: 752 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 385/1614 19/32 Railroad-PT-100-CTLFireability-00 3592210 m, 8207 m/sec, 10026259 t fired, .
Time elapsed: 757 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 390/1614 19/32 Railroad-PT-100-CTLFireability-00 3632350 m, 8028 m/sec, 10124413 t fired, .
Time elapsed: 762 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 395/1614 19/32 Railroad-PT-100-CTLFireability-00 3672257 m, 7981 m/sec, 10219446 t fired, .
Time elapsed: 767 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 400/1614 19/32 Railroad-PT-100-CTLFireability-00 3713055 m, 8159 m/sec, 10317503 t fired, .
Time elapsed: 772 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 405/1614 19/32 Railroad-PT-100-CTLFireability-00 3753347 m, 8058 m/sec, 10416431 t fired, .
Time elapsed: 777 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 410/1614 20/32 Railroad-PT-100-CTLFireability-00 3793560 m, 8042 m/sec, 10516267 t fired, .
Time elapsed: 782 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 415/1614 20/32 Railroad-PT-100-CTLFireability-00 3833428 m, 7973 m/sec, 10615144 t fired, .
Time elapsed: 787 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 420/1614 20/32 Railroad-PT-100-CTLFireability-00 3874543 m, 8223 m/sec, 10721561 t fired, .
Time elapsed: 792 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 425/1614 20/32 Railroad-PT-100-CTLFireability-00 3914817 m, 8054 m/sec, 10823074 t fired, .
Time elapsed: 797 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 430/1614 20/32 Railroad-PT-100-CTLFireability-00 3955408 m, 8118 m/sec, 10924559 t fired, .
Time elapsed: 802 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 435/1614 21/32 Railroad-PT-100-CTLFireability-00 3995425 m, 8003 m/sec, 11023340 t fired, .
Time elapsed: 807 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 440/1614 21/32 Railroad-PT-100-CTLFireability-00 4035708 m, 8056 m/sec, 11125089 t fired, .
Time elapsed: 812 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 445/1614 21/32 Railroad-PT-100-CTLFireability-00 4075844 m, 8027 m/sec, 11230615 t fired, .
Time elapsed: 817 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 450/1614 21/32 Railroad-PT-100-CTLFireability-00 4116177 m, 8066 m/sec, 11332683 t fired, .
Time elapsed: 822 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 455/1614 21/32 Railroad-PT-100-CTLFireability-00 4156379 m, 8040 m/sec, 11435149 t fired, .
Time elapsed: 827 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 460/1614 22/32 Railroad-PT-100-CTLFireability-00 4196962 m, 8116 m/sec, 11537964 t fired, .
Time elapsed: 832 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 465/1614 22/32 Railroad-PT-100-CTLFireability-00 4237604 m, 8128 m/sec, 11644371 t fired, .
Time elapsed: 837 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 470/1614 22/32 Railroad-PT-100-CTLFireability-00 4277452 m, 7969 m/sec, 11747125 t fired, .
Time elapsed: 842 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 475/1614 22/32 Railroad-PT-100-CTLFireability-00 4317284 m, 7966 m/sec, 11848799 t fired, .
Time elapsed: 847 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 480/1614 23/32 Railroad-PT-100-CTLFireability-00 4357749 m, 8093 m/sec, 11957656 t fired, .
Time elapsed: 852 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 485/1614 23/32 Railroad-PT-100-CTLFireability-00 4398777 m, 8205 m/sec, 12063866 t fired, .
Time elapsed: 857 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 490/1614 23/32 Railroad-PT-100-CTLFireability-00 4438370 m, 7918 m/sec, 12170101 t fired, .
Time elapsed: 862 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 495/1614 23/32 Railroad-PT-100-CTLFireability-00 4478454 m, 8016 m/sec, 12274652 t fired, .
Time elapsed: 867 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 500/1614 23/32 Railroad-PT-100-CTLFireability-00 4519471 m, 8203 m/sec, 12382565 t fired, .
Time elapsed: 872 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 505/1614 24/32 Railroad-PT-100-CTLFireability-00 4560062 m, 8118 m/sec, 12488985 t fired, .
Time elapsed: 877 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 510/1614 24/32 Railroad-PT-100-CTLFireability-00 4599919 m, 7971 m/sec, 12592068 t fired, .
Time elapsed: 882 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 515/1614 24/32 Railroad-PT-100-CTLFireability-00 4640352 m, 8086 m/sec, 12699284 t fired, .
Time elapsed: 887 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 520/1614 24/32 Railroad-PT-100-CTLFireability-00 4680531 m, 8035 m/sec, 12805758 t fired, .
Time elapsed: 892 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 525/1614 24/32 Railroad-PT-100-CTLFireability-00 4721162 m, 8126 m/sec, 12915902 t fired, .
Time elapsed: 897 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 530/1614 25/32 Railroad-PT-100-CTLFireability-00 4760803 m, 7928 m/sec, 13021632 t fired, .
Time elapsed: 902 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 535/1614 25/32 Railroad-PT-100-CTLFireability-00 4801290 m, 8097 m/sec, 13128849 t fired, .
Time elapsed: 907 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 540/1614 25/32 Railroad-PT-100-CTLFireability-00 4841839 m, 8109 m/sec, 13237638 t fired, .
Time elapsed: 912 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 545/1614 25/32 Railroad-PT-100-CTLFireability-00 4881311 m, 7894 m/sec, 13341119 t fired, .
Time elapsed: 917 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 550/1614 25/32 Railroad-PT-100-CTLFireability-00 4920727 m, 7883 m/sec, 13442397 t fired, .
Time elapsed: 922 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 555/1614 26/32 Railroad-PT-100-CTLFireability-00 4960871 m, 8028 m/sec, 13549458 t fired, .
Time elapsed: 927 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 560/1614 26/32 Railroad-PT-100-CTLFireability-00 5000906 m, 8007 m/sec, 13654421 t fired, .
Time elapsed: 932 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 565/1614 26/32 Railroad-PT-100-CTLFireability-00 5041240 m, 8066 m/sec, 13766452 t fired, .
Time elapsed: 937 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 570/1614 26/32 Railroad-PT-100-CTLFireability-00 5081384 m, 8028 m/sec, 13873580 t fired, .
Time elapsed: 942 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 575/1614 26/32 Railroad-PT-100-CTLFireability-00 5121327 m, 7988 m/sec, 13982581 t fired, .
Time elapsed: 947 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 580/1614 27/32 Railroad-PT-100-CTLFireability-00 5160860 m, 7906 m/sec, 14088774 t fired, .
Time elapsed: 952 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 585/1614 27/32 Railroad-PT-100-CTLFireability-00 5200258 m, 7879 m/sec, 14194114 t fired, .
Time elapsed: 957 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 590/1614 27/32 Railroad-PT-100-CTLFireability-00 5240623 m, 8073 m/sec, 14302670 t fired, .
Time elapsed: 962 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 595/1614 27/32 Railroad-PT-100-CTLFireability-00 5280913 m, 8058 m/sec, 14414827 t fired, .
Time elapsed: 967 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 600/1614 27/32 Railroad-PT-100-CTLFireability-00 5321008 m, 8019 m/sec, 14522341 t fired, .
Time elapsed: 972 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 605/1614 28/32 Railroad-PT-100-CTLFireability-00 5360238 m, 7846 m/sec, 14627428 t fired, .
Time elapsed: 977 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 610/1614 28/32 Railroad-PT-100-CTLFireability-00 5399903 m, 7933 m/sec, 14733266 t fired, .
Time elapsed: 982 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 615/1614 28/32 Railroad-PT-100-CTLFireability-00 5440538 m, 8127 m/sec, 14842554 t fired, .
Time elapsed: 987 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 620/1614 28/32 Railroad-PT-100-CTLFireability-00 5480082 m, 7908 m/sec, 14950861 t fired, .
Time elapsed: 992 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 625/1614 28/32 Railroad-PT-100-CTLFireability-00 5519868 m, 7957 m/sec, 15056863 t fired, .
Time elapsed: 997 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 630/1614 29/32 Railroad-PT-100-CTLFireability-00 5560653 m, 8157 m/sec, 15169219 t fired, .
Time elapsed: 1002 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 635/1614 29/32 Railroad-PT-100-CTLFireability-00 5600505 m, 7970 m/sec, 15276461 t fired, .
Time elapsed: 1007 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 640/1614 29/32 Railroad-PT-100-CTLFireability-00 5640458 m, 7990 m/sec, 15383875 t fired, .
Time elapsed: 1012 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 645/1614 29/32 Railroad-PT-100-CTLFireability-00 5680076 m, 7923 m/sec, 15490596 t fired, .
Time elapsed: 1017 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 650/1614 29/32 Railroad-PT-100-CTLFireability-00 5720254 m, 8035 m/sec, 15598967 t fired, .
Time elapsed: 1022 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 655/1614 30/32 Railroad-PT-100-CTLFireability-00 5759588 m, 7866 m/sec, 15705897 t fired, .
Time elapsed: 1027 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 660/1614 30/32 Railroad-PT-100-CTLFireability-00 5798983 m, 7879 m/sec, 15816089 t fired, .
Time elapsed: 1032 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 665/1614 30/32 Railroad-PT-100-CTLFireability-00 5839485 m, 8100 m/sec, 15930247 t fired, .
Time elapsed: 1037 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 670/1614 30/32 Railroad-PT-100-CTLFireability-00 5878941 m, 7891 m/sec, 16038106 t fired, .
Time elapsed: 1042 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 675/1614 30/32 Railroad-PT-100-CTLFireability-00 5919345 m, 8080 m/sec, 16151603 t fired, .
Time elapsed: 1047 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 680/1614 31/32 Railroad-PT-100-CTLFireability-00 5959376 m, 8006 m/sec, 16263030 t fired, .
Time elapsed: 1052 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 685/1614 31/32 Railroad-PT-100-CTLFireability-00 5999439 m, 8012 m/sec, 16372560 t fired, .
Time elapsed: 1057 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 690/1614 31/32 Railroad-PT-100-CTLFireability-00 6039550 m, 8022 m/sec, 16482790 t fired, .
Time elapsed: 1062 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 695/1614 31/32 Railroad-PT-100-CTLFireability-00 6079615 m, 8013 m/sec, 16591740 t fired, .
Time elapsed: 1067 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 700/1614 31/32 Railroad-PT-100-CTLFireability-00 6119582 m, 7993 m/sec, 16702485 t fired, .
Time elapsed: 1072 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 705/1614 32/32 Railroad-PT-100-CTLFireability-00 6159289 m, 7941 m/sec, 16808725 t fired, .
Time elapsed: 1077 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 710/1614 32/32 Railroad-PT-100-CTLFireability-00 6198620 m, 7866 m/sec, 16917568 t fired, .
Time elapsed: 1082 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 715/1614 32/32 Railroad-PT-100-CTLFireability-00 6238445 m, 7965 m/sec, 17033933 t fired, .
Time elapsed: 1087 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 720/1614 32/32 Railroad-PT-100-CTLFireability-00 6277887 m, 7888 m/sec, 17144464 t fired, .
Time elapsed: 1092 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 725/1614 32/32 Railroad-PT-100-CTLFireability-00 6317717 m, 7966 m/sec, 17259989 t fired, .
Time elapsed: 1097 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 1 (type EXCL) for Railroad-PT-100-CTLFireability-00 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1102 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 23 (type EXCL) for 22 Railroad-PT-100-CTLFireability-06
lola: time limit : 2498 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 5/2498 2/32 Railroad-PT-100-CTLFireability-06 316379 m, 63275 m/sec, 1168343 t fired, .
Time elapsed: 1107 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 10/2498 3/32 Railroad-PT-100-CTLFireability-06 620682 m, 60860 m/sec, 2337633 t fired, .
Time elapsed: 1112 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 15/2498 5/32 Railroad-PT-100-CTLFireability-06 913968 m, 58657 m/sec, 3363795 t fired, .
Time elapsed: 1117 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 20/2498 6/32 Railroad-PT-100-CTLFireability-06 1188962 m, 54998 m/sec, 4358699 t fired, .
Time elapsed: 1122 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 25/2498 7/32 Railroad-PT-100-CTLFireability-06 1456762 m, 53560 m/sec, 5366151 t fired, .
Time elapsed: 1127 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 30/2498 9/32 Railroad-PT-100-CTLFireability-06 1744271 m, 57501 m/sec, 6357860 t fired, .
Time elapsed: 1132 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 35/2498 10/32 Railroad-PT-100-CTLFireability-06 2027675 m, 56680 m/sec, 7376877 t fired, .
Time elapsed: 1137 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 40/2498 11/32 Railroad-PT-100-CTLFireability-06 2307231 m, 55911 m/sec, 8407686 t fired, .
Time elapsed: 1142 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 45/2498 12/32 Railroad-PT-100-CTLFireability-06 2584196 m, 55393 m/sec, 9446607 t fired, .
Time elapsed: 1147 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 50/2498 14/32 Railroad-PT-100-CTLFireability-06 2858018 m, 54764 m/sec, 10494855 t fired, .
Time elapsed: 1152 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 55/2498 15/32 Railroad-PT-100-CTLFireability-06 3131095 m, 54615 m/sec, 11546769 t fired, .
Time elapsed: 1157 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 60/2498 16/32 Railroad-PT-100-CTLFireability-06 3426693 m, 59119 m/sec, 12574820 t fired, .
Time elapsed: 1162 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 65/2498 18/32 Railroad-PT-100-CTLFireability-06 3732288 m, 61119 m/sec, 13626238 t fired, .
Time elapsed: 1167 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 70/2498 19/32 Railroad-PT-100-CTLFireability-06 4028874 m, 59317 m/sec, 14695657 t fired, .
Time elapsed: 1172 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 75/2498 20/32 Railroad-PT-100-CTLFireability-06 4320098 m, 58244 m/sec, 15773737 t fired, .
Time elapsed: 1177 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 80/2498 21/32 Railroad-PT-100-CTLFireability-06 4609640 m, 57908 m/sec, 16852723 t fired, .
Time elapsed: 1182 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 85/2498 23/32 Railroad-PT-100-CTLFireability-06 4895465 m, 57165 m/sec, 17936046 t fired, .
Time elapsed: 1187 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 90/2498 24/32 Railroad-PT-100-CTLFireability-06 5178572 m, 56621 m/sec, 19020968 t fired, .
Time elapsed: 1192 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 95/2498 25/32 Railroad-PT-100-CTLFireability-06 5460781 m, 56441 m/sec, 20103272 t fired, .
Time elapsed: 1197 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 100/2498 27/32 Railroad-PT-100-CTLFireability-06 5740812 m, 56006 m/sec, 21179636 t fired, .
Time elapsed: 1202 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 105/2498 28/32 Railroad-PT-100-CTLFireability-06 6017047 m, 55247 m/sec, 22258299 t fired, .
Time elapsed: 1207 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 110/2498 29/32 Railroad-PT-100-CTLFireability-06 6292233 m, 55037 m/sec, 23341667 t fired, .
Time elapsed: 1212 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 115/2498 30/32 Railroad-PT-100-CTLFireability-06 6565640 m, 54681 m/sec, 24420795 t fired, .
Time elapsed: 1217 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 120/2498 31/32 Railroad-PT-100-CTLFireability-06 6838682 m, 54608 m/sec, 25494895 t fired, .
Time elapsed: 1222 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 23 (type EXCL) for Railroad-PT-100-CTLFireability-06 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1227 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1232 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1237 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1242 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1247 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1252 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1257 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1262 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1267 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1272 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1277 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1282 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1287 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1292 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1297 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1302 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1307 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1312 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1317 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1322 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1327 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1332 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1337 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1342 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1347 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1352 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1357 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1362 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1367 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1372 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1377 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1382 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1387 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1392 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1397 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1402 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1407 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1412 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1417 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1422 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1427 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1432 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1437 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1442 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1447 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1452 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1457 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1462 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1467 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1472 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1477 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1482 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1487 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1492 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1497 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1502 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1507 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1512 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1517 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1522 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1527 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1532 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1537 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1542 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1547 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1552 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1557 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1562 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1567 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1572 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1577 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1582 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1587 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1592 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1597 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1602 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1607 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1612 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1617 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1622 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1627 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1632 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1637 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1642 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1647 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1652 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1657 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1662 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1667 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1672 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1677 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1682 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1687 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1692 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1697 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1702 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1707 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1712 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1717 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1722 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1728 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1733 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1738 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1743 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1748 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1753 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1758 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1763 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1768 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1773 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1778 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1783 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1788 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1793 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1798 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1803 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1808 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1813 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1818 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1823 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1828 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1833 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1838 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1843 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1848 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1853 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1858 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1863 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1868 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1873 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1878 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1883 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1888 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1893 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1898 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1903 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1908 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1913 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1918 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1923 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1928 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1933 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1938 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1943 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1948 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1953 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1958 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1963 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1968 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1973 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1978 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1983 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1988 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1993 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1998 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2003 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2008 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2013 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2018 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2023 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2028 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2033 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2038 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2043 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2048 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2053 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2058 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2063 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2068 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2073 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2078 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2083 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2088 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2093 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2098 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2103 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2108 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2113 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2118 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2123 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2128 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2133 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2138 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2143 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2148 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2153 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2158 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2163 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2168 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2173 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2178 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2183 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2188 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2193 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2198 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2203 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2208 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2213 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2218 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2223 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2228 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2233 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2238 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2243 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2248 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2253 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2258 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2263 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2268 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2273 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2278 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2283 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2288 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2293 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2298 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2303 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2308 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2313 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2318 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2323 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2328 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2333 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2338 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2343 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2348 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2353 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2358 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2363 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2368 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2373 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2378 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2383 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2388 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2393 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2398 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2403 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2408 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2413 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2418 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2423 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2428 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2433 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2438 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2443 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2448 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2453 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2458 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2463 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2468 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2473 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2478 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2483 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2488 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2493 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2498 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2503 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2508 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2513 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2518 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2523 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2528 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2533 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2538 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2543 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2548 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2553 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2558 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2563 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2568 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2573 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2578 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2583 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2588 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2593 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2598 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2603 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2608 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2613 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2618 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2623 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2628 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2633 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2638 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2643 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2648 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2653 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2658 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2663 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2668 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2673 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2678 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2683 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2688 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2693 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2698 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2703 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2708 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2713 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2718 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2723 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2728 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2733 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2738 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2743 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2748 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2753 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2758 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2763 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2768 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2773 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2778 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2783 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2788 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2793 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2798 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2803 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2808 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2813 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2818 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Railroad-PT-100-CTLFireability-01: INITIAL true preprocessing
Railroad-PT-100-CTLFireability-02: CTL false CTL model checker
Railroad-PT-100-CTLFireability-03: DISJ true CTL model checker
Railroad-PT-100-CTLFireability-04: CTL true CTL model checker
Railroad-PT-100-CTLFireability-05: AXAG false state space /EXEF
Railroad-PT-100-CTLFireability-07: EF true findpath
Railroad-PT-100-CTLFireability-08: INITIAL false preprocessing
Railroad-PT-100-CTLFireability-09: AG false state space
Railroad-PT-100-CTLFireability-10: CTL true CTL model checker
Railroad-PT-100-CTLFireability-11: CTL true CTL model checker
Railroad-PT-100-CTLFireability-12: EF true state space
Railroad-PT-100-CTLFireability-15: EG true state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Railroad-PT-100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
Railroad-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2823 secs. Pages in use: 32
========== file over 1MB has been truncated ======
retrieve it from the run archives if needed
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="Railroad-PT-100"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lola"
echo " Input is Railroad-PT-100, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r326-tall-167889198300394"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/Railroad-PT-100.tgz
mv Railroad-PT-100 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;