About the Execution of LoLA for RERS2020-PT-pb106
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 16218.119 | 2248162.00 | 4459882.00 | 10058.70 | [undef] | Cannot compute |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2023-input.r326-tall-167889198200260.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lola
Input is RERS2020-PT-pb106, examination is LTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r326-tall-167889198200260
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 71M
-rw-r--r-- 1 mcc users 7.8K Feb 26 08:20 CTLCardinality.txt
-rw-r--r-- 1 mcc users 88K Feb 26 08:20 CTLCardinality.xml
-rw-r--r-- 1 mcc users 6.4K Feb 26 08:17 CTLFireability.txt
-rw-r--r-- 1 mcc users 53K Feb 26 08:17 CTLFireability.xml
-rw-r--r-- 1 mcc users 3.5K Feb 25 16:40 LTLCardinality.txt
-rw-r--r-- 1 mcc users 22K Feb 25 16:40 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.6K Feb 25 16:40 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Feb 25 16:40 LTLFireability.xml
-rw-r--r-- 1 mcc users 7.1K Feb 26 08:28 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 64K Feb 26 08:28 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 6.7K Feb 26 08:23 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 45K Feb 26 08:23 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.7K Feb 25 16:40 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Feb 25 16:40 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 equiv_col
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 iscolored
-rw-r--r-- 1 mcc users 70M Mar 5 18:23 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME RERS2020-PT-pb106-LTLFireability-00
FORMULA_NAME RERS2020-PT-pb106-LTLFireability-01
FORMULA_NAME RERS2020-PT-pb106-LTLFireability-02
FORMULA_NAME RERS2020-PT-pb106-LTLFireability-03
FORMULA_NAME RERS2020-PT-pb106-LTLFireability-04
FORMULA_NAME RERS2020-PT-pb106-LTLFireability-05
FORMULA_NAME RERS2020-PT-pb106-LTLFireability-06
FORMULA_NAME RERS2020-PT-pb106-LTLFireability-07
FORMULA_NAME RERS2020-PT-pb106-LTLFireability-08
FORMULA_NAME RERS2020-PT-pb106-LTLFireability-09
FORMULA_NAME RERS2020-PT-pb106-LTLFireability-10
FORMULA_NAME RERS2020-PT-pb106-LTLFireability-11
FORMULA_NAME RERS2020-PT-pb106-LTLFireability-12
FORMULA_NAME RERS2020-PT-pb106-LTLFireability-13
FORMULA_NAME RERS2020-PT-pb106-LTLFireability-14
FORMULA_NAME RERS2020-PT-pb106-LTLFireability-15
=== Now, execution of the tool begins
BK_START 1679025356330
bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lola
BK_EXAMINATION=LTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=RERS2020-PT-pb106
Not applying reductions.
Model is PT
LTLFireability PT
starting LoLA
BK_INPUT RERS2020-PT-pb106
BK_EXAMINATION: LTLFireability
bin directory: /home/mcc/BenchKit/bin//../lola/bin/
current directory: /home/mcc/execution
LTLFireability
BK_STOP 1679027604492
--------------------
content from stderr:
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/LTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:535
lola: rewrite Frontend/Parser/formula_rewrite.k:499
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:433
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:346
lola: rewrite Frontend/Parser/formula_rewrite.k:421
lola: rewrite Frontend/Parser/formula_rewrite.k:427
lola: rewrite Frontend/Parser/formula_rewrite.k:535
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:117
lola: rewrite Frontend/Parser/formula_rewrite.k:120
lola: rewrite Frontend/Parser/formula_rewrite.k:376
lola: rewrite Frontend/Parser/formula_rewrite.k:349
lola: rewrite Frontend/Parser/formula_rewrite.k:370
lola: rewrite Frontend/Parser/formula_rewrite.k:349
lola: rewrite Frontend/Parser/formula_rewrite.k:376
lola: rewrite Frontend/Parser/formula_rewrite.k:370
lola: rewrite Frontend/Parser/formula_rewrite.k:490
lola: rewrite Frontend/Parser/formula_rewrite.k:379
lola: rewrite Frontend/Parser/formula_rewrite.k:535
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:433
lola: rewrite Frontend/Parser/formula_rewrite.k:376
lola: rewrite Frontend/Parser/formula_rewrite.k:370
lola: rewrite Frontend/Parser/formula_rewrite.k:433
lola: rewrite Frontend/Parser/formula_rewrite.k:379
lola: rewrite Frontend/Parser/formula_rewrite.k:518
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:430
lola: rewrite Frontend/Parser/formula_rewrite.k:527
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:346
lola: rewrite Frontend/Parser/formula_rewrite.k:430
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:346
lola: rewrite Frontend/Parser/formula_rewrite.k:535
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:433
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:433
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 39 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 44 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 49 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 54 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 59 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 64 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 69 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 74 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 79 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 84 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 89 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 94 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 99 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 104 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 109 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 114 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 119 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 124 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 129 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 134 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 139 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 144 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 149 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 154 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 159 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 164 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 169 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 174 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 179 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 184 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 189 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 194 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 199 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 204 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 209 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 179.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 214 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 219 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 224 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 229 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 234 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 239 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 244 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 249 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 254 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 259 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 264 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 269 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 274 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 279 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 284 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 289 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 294 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 299 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 304 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 309 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 314 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 319 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 324 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 329 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 334 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 339 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 344 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 349 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 354 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 359 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 149.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 364 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 369 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 374 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 379 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 384 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 389 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 394 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 399 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 404 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 409 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 414 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 419 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 424 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 429 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 434 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 439 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 444 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 449 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 454 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 459 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 464 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 469 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 474 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 479 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 484 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 489 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 494 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 499 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 504 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 509 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 514 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 519 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 524 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 529 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 534 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 539 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 544 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 549 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 188.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 554 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 559 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 564 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 569 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 574 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 579 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 584 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 589 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 594 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 599 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 604 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 609 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 614 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 619 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 624 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 629 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 634 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 639 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 644 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 649 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 654 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 659 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 664 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 669 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 674 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 679 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 684 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 689 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 694 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 699 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 704 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 709 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 714 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 719 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 724 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 174.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 729 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 734 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 739 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 744 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 749 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 754 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 759 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 764 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 769 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 774 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 779 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 784 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 789 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 794 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 799 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 804 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 809 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 814 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 819 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 824 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 829 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 834 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 839 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 844 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 849 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 854 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 859 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 864 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 869 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 874 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 135.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 879 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 884 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 889 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 894 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 899 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 904 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 909 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 915 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 920 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 925 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 930 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 935 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 940 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 945 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 950 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 955 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 960 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 965 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 970 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 975 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 980 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 985 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 990 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 995 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1000 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1005 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1010 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1015 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1020 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1025 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1030 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1035 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1040 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1045 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 169.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1050 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1055 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1060 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1065 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1070 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1075 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1080 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1085 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1090 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1095 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1100 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1105 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1110 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1115 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1120 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1125 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1130 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1135 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1140 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1145 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1150 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1155 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1160 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1165 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1170 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1175 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1180 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1185 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1190 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1195 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1200 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1205 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1210 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1215 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1220 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1225 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1230 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1235 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1240 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1245 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1250 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1255 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1260 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1265 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1270 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1275 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1280 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1285 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 241.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1290 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1295 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1300 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1305 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1310 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1315 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1320 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1325 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1330 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1335 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1340 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1345 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1350 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1355 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1360 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1365 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1370 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1375 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1380 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1385 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1390 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1395 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1400 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1405 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1410 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1415 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1420 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1425 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1430 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1435 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1440 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1445 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1450 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1455 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1460 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1465 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1470 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1475 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1480 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1485 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1490 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1495 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1500 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1505 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1510 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1515 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1520 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1525 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 240.000000 secs.
lola: LAUNCH INITIAL
lola: LAUNCH task # 29 (type CNST) for 26 RERS2020-PT-pb106-LTLFireability-06
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: FINISHED task # 29 (type CNST) for RERS2020-PT-pb106-LTLFireability-06
lola: result : true
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1530 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1535 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1540 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1545 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1550 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1555 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1560 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1565 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1570 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1575 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1580 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1585 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1590 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1595 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1600 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1605 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1610 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1615 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1620 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1625 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1630 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1635 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1640 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1645 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1650 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1655 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1660 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1665 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1670 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1675 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1680 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1685 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1690 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1695 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1700 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1705 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1710 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1715 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1720 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1725 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1730 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1735 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1740 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1745 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1750 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1755 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1760 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1765 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1770 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1775 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1780 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1785 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1790 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1795 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1800 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1805 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1810 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1815 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1820 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1825 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1830 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1835 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1840 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1845 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1850 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1855 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1860 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1865 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1870 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1875 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1880 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1885 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1890 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1895 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1900 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1905 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1910 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1915 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1920 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1925 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1930 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1935 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1940 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1945 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1950 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1955 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1960 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1965 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1970 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1975 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1980 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1985 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1990 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1995 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2000 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2005 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2010 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2015 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2020 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2025 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2030 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2035 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2040 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2045 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2050 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2055 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2060 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2065 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2070 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2075 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2080 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2085 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2090 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2095 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2100 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2105 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2110 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2115 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2120 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2125 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2130 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2135 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2140 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2145 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2150 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2155 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2160 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2165 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2170 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2175 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2180 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2185 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2190 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2195 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2200 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2208 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2213 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2218 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2223 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2228 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2233 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2238 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb106-LTLFireability-00: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb106-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-02: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-03: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb106-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-12: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-14: AG 0 0 0 0 0 0 0 0
RERS2020-PT-pb106-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2243 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
/home/mcc/BenchKit/bin//../lola/bin//../BenchKit_head.sh: line 63: 377 Killed lola --conf=$BIN_DIR/configfiles/ltlfireabilityconf --formula=$DIR/LTLFireability.xml --verdictfile=$DIR/GenericPropertiesVerdict.xml $DIR/model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="RERS2020-PT-pb106"
export BK_EXAMINATION="LTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lola"
echo " Input is RERS2020-PT-pb106, examination is LTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r326-tall-167889198200260"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/RERS2020-PT-pb106.tgz
mv RERS2020-PT-pb106 execution
cd execution
if [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "UpperBounds" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] || [ "LTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;