About the Execution of LoLA for RERS2020-PT-pb102
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 16216.044 | 3293667.00 | 4737973.00 | 25625.90 | [undef] | Cannot compute |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2023-input.r326-tall-167889198100228.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lola
Input is RERS2020-PT-pb102, examination is LTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r326-tall-167889198100228
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 71M
-rw-r--r-- 1 mcc users 8.4K Feb 26 08:36 CTLCardinality.txt
-rw-r--r-- 1 mcc users 95K Feb 26 08:36 CTLCardinality.xml
-rw-r--r-- 1 mcc users 7.5K Feb 26 08:34 CTLFireability.txt
-rw-r--r-- 1 mcc users 65K Feb 26 08:34 CTLFireability.xml
-rw-r--r-- 1 mcc users 3.6K Feb 25 16:40 LTLCardinality.txt
-rw-r--r-- 1 mcc users 24K Feb 25 16:40 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.5K Feb 25 16:40 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Feb 25 16:40 LTLFireability.xml
-rw-r--r-- 1 mcc users 7.8K Feb 26 08:44 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 71K Feb 26 08:44 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 12K Feb 26 08:42 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 84K Feb 26 08:42 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Feb 25 16:40 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Feb 25 16:40 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 equiv_col
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 iscolored
-rw-r--r-- 1 mcc users 70M Mar 5 18:23 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME RERS2020-PT-pb102-LTLFireability-00
FORMULA_NAME RERS2020-PT-pb102-LTLFireability-01
FORMULA_NAME RERS2020-PT-pb102-LTLFireability-02
FORMULA_NAME RERS2020-PT-pb102-LTLFireability-03
FORMULA_NAME RERS2020-PT-pb102-LTLFireability-04
FORMULA_NAME RERS2020-PT-pb102-LTLFireability-05
FORMULA_NAME RERS2020-PT-pb102-LTLFireability-06
FORMULA_NAME RERS2020-PT-pb102-LTLFireability-07
FORMULA_NAME RERS2020-PT-pb102-LTLFireability-08
FORMULA_NAME RERS2020-PT-pb102-LTLFireability-09
FORMULA_NAME RERS2020-PT-pb102-LTLFireability-10
FORMULA_NAME RERS2020-PT-pb102-LTLFireability-11
FORMULA_NAME RERS2020-PT-pb102-LTLFireability-12
FORMULA_NAME RERS2020-PT-pb102-LTLFireability-13
FORMULA_NAME RERS2020-PT-pb102-LTLFireability-14
FORMULA_NAME RERS2020-PT-pb102-LTLFireability-15
=== Now, execution of the tool begins
BK_START 1679011918333
bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lola
BK_EXAMINATION=LTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=RERS2020-PT-pb102
Not applying reductions.
Model is PT
LTLFireability PT
starting LoLA
BK_INPUT RERS2020-PT-pb102
BK_EXAMINATION: LTLFireability
bin directory: /home/mcc/BenchKit/bin//../lola/bin/
current directory: /home/mcc/execution
LTLFireability
BK_STOP 1679015212000
--------------------
content from stderr:
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/LTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:352
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:352
lola: rewrite Frontend/Parser/formula_rewrite.k:352
lola: rewrite Frontend/Parser/formula_rewrite.k:376
lola: rewrite Frontend/Parser/formula_rewrite.k:376
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:352
lola: rewrite Frontend/Parser/formula_rewrite.k:433
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:352
lola: rewrite Frontend/Parser/formula_rewrite.k:376
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:427
lola: rewrite Frontend/Parser/formula_rewrite.k:436
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:352
lola: rewrite Frontend/Parser/formula_rewrite.k:376
lola: rewrite Frontend/Parser/formula_rewrite.k:521
lola: rewrite Frontend/Parser/formula_rewrite.k:376
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:430
lola: rewrite Frontend/Parser/formula_rewrite.k:535
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:409
lola: rewrite Frontend/Parser/formula_rewrite.k:430
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:433
lola: rewrite Frontend/Parser/formula_rewrite.k:373
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:421
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:346
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:535
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:352
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:346
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:379
lola: rewrite Frontend/Parser/formula_rewrite.k:421
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 31 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 36 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 41 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 46 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 51 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 56 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 61 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 66 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 71 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 76 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 81 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 86 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 91 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 96 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 101 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 106 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 111 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 116 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 121 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 126 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 131 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 136 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 141 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 146 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 151 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 156 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 161 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 166 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 171 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 176 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 181 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 186 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 191 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 196 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 201 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 206 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 181.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 211 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 216 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 221 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 226 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 231 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 236 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 241 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 246 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 251 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 256 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 261 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 266 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 271 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 276 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 281 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 286 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 291 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 296 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 301 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 306 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 311 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 316 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 321 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 326 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 331 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 336 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 341 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 346 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 351 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 356 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 361 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 366 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 371 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 376 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 381 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 386 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 391 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 396 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 193.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 401 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 406 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 411 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 416 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 421 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 426 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 431 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 436 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 441 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 446 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 451 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 456 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 461 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 466 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 471 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 476 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 481 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 486 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 491 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 496 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 501 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 506 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 511 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 516 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 521 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 526 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 531 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 536 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 541 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 546 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 551 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 556 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 561 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 566 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 571 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 576 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 581 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 586 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 591 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 596 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 601 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 206.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 606 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 611 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 616 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 621 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 626 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 631 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 636 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 641 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 646 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 651 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 656 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 661 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 666 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 671 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 676 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 681 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 686 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 691 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 696 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 701 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 706 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 711 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 716 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 721 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 726 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 731 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 736 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 741 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 746 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 751 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 756 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 761 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 766 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 771 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 776 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 781 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 786 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 791 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 796 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 801 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 806 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 203.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 811 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 816 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 821 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 826 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 831 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 836 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 841 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 846 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 851 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 856 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 861 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 866 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 871 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 876 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 881 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 886 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 891 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 896 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 901 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 906 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 911 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 916 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 921 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 926 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 931 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 936 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 941 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 946 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 951 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 956 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 961 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 966 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 971 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 976 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 981 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 986 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 991 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 996 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1001 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1006 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1011 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1016 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1022 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 216.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1027 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1032 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1037 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1042 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1047 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1052 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1057 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1062 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1067 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1072 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1077 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1082 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1087 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1092 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1097 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1102 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1107 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1112 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1117 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1122 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1127 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1132 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1137 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1142 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1147 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1152 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1157 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1162 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1167 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1172 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1177 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1182 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1187 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1192 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1197 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1202 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1207 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1212 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1217 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1222 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1227 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1232 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1237 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 215.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1242 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1247 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1252 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1257 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1262 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1267 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1272 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1277 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1282 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1287 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1292 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1297 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1302 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1307 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1312 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1317 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1322 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1327 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1332 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1337 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1342 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1347 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1352 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1357 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1362 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1367 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1372 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1377 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1382 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1387 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1392 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1397 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1402 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1407 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1412 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1417 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1422 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 182.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1427 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1432 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1437 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1442 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1447 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1452 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1457 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1462 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1467 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1472 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1477 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1482 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1487 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1492 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1497 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1502 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1507 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1512 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1517 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1522 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1527 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1532 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1537 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1542 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1547 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1552 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1557 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1562 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1567 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1572 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1577 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1582 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1587 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1592 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1597 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1602 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1607 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1612 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1617 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 198.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1622 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1627 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1632 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1637 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1642 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1647 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1652 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1657 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1662 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1667 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1672 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1677 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1682 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1687 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1692 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1697 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1702 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1707 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1712 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1717 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1722 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1727 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1732 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1737 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1742 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1747 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1752 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1757 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1762 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1767 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1772 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1777 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1782 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1787 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1792 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1797 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1802 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1807 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1812 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1817 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1822 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1827 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1832 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1837 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1842 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1847 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1852 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1857 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1862 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1867 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1872 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1877 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1882 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 248.000000 secs.
lola: LAUNCH INITIAL
lola: LAUNCH task # 34 (type CNST) for 31 RERS2020-PT-pb102-LTLFireability-09
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: FINISHED task # 34 (type CNST) for RERS2020-PT-pb102-LTLFireability-09
lola: result : true
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1887 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1892 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1897 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1902 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1907 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1912 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1917 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1922 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1927 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1932 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1937 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1942 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1947 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1952 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1957 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1962 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1967 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1972 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1977 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1982 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1987 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1992 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1997 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2002 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2007 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2012 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2017 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2022 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2027 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2032 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2037 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2042 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2047 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2052 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2057 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2062 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2067 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2072 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2077 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2082 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2087 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2092 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2097 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2102 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2107 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2112 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2117 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2122 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2127 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2132 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2137 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 257.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2142 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2147 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2152 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2157 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2162 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2167 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2172 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2177 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2182 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2187 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2192 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2197 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2202 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2207 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2212 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2217 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2222 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2227 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2232 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2237 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2242 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2247 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2252 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2257 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2262 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2267 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2272 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2277 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2282 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2287 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2292 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2297 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2302 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2307 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2312 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2318 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2323 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2328 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2333 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2338 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2343 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2348 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2353 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2358 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2363 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2368 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 229.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2373 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2378 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2383 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2388 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2393 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2398 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2403 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2408 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2413 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2418 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2423 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2428 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2433 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2438 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2443 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2448 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2453 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2458 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2463 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2468 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2473 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2478 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2483 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2488 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2493 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2498 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2503 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2508 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2513 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2518 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2523 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2528 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2533 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2538 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2543 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2548 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2553 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2558 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2563 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2568 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2573 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2578 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2583 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 218.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2588 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2593 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2598 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2603 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2608 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2613 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2618 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2623 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2628 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2633 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2638 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2643 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2648 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2653 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2658 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2663 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2668 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2673 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2678 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2683 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2688 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2693 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2698 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2703 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2708 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2713 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2718 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2723 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2728 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2733 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2738 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2743 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2748 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2753 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2758 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2763 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2768 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2773 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2778 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2783 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2788 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2793 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2798 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 213.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2803 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2808 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2813 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2818 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2823 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2828 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2833 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2838 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2843 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2848 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2853 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2858 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2863 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2868 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2873 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2878 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2883 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2888 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2893 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2898 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2903 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2908 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2913 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2918 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2923 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2928 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2933 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2938 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2943 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2948 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2953 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2958 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2963 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2968 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2973 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2978 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2983 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2988 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2993 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2998 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3003 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3008 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3013 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3018 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3023 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 3028 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS2020-PT-pb102-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS2020-PT-pb102-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-11: F 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS2020-PT-pb102-LTLFireability-13: CONJ 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
RERS2020-PT-pb102-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
========== file over 1MB has been truncated ======
retrieve it from the run archives if needed
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="RERS2020-PT-pb102"
export BK_EXAMINATION="LTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lola"
echo " Input is RERS2020-PT-pb102, examination is LTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r326-tall-167889198100228"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/RERS2020-PT-pb102.tgz
mv RERS2020-PT-pb102 execution
cd execution
if [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "UpperBounds" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] || [ "LTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;