About the Execution of LoLA for RERS17pb113-PT-4
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 16204.691 | 3600000.00 | 9011041.00 | 16350.70 | F?T???T???FFFF?F | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2023-input.r326-tall-167889197900028.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lola
Input is RERS17pb113-PT-4, examination is LTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r326-tall-167889197900028
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 15M
-rw-r--r-- 1 mcc users 7.3K Feb 26 18:11 CTLCardinality.txt
-rw-r--r-- 1 mcc users 80K Feb 26 18:11 CTLCardinality.xml
-rw-r--r-- 1 mcc users 7.5K Feb 26 18:10 CTLFireability.txt
-rw-r--r-- 1 mcc users 53K Feb 26 18:10 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:41 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.4K Jan 29 11:41 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.5K Feb 25 16:37 LTLCardinality.txt
-rw-r--r-- 1 mcc users 26K Feb 25 16:37 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.9K Feb 25 16:37 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Feb 25 16:37 LTLFireability.xml
-rw-r--r-- 1 mcc users 11K Feb 26 18:16 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 110K Feb 26 18:16 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 14K Feb 26 18:14 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 89K Feb 26 18:14 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Feb 25 16:37 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Feb 25 16:37 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 equiv_col
-rw-r--r-- 1 mcc users 2 Mar 5 18:23 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 iscolored
-rw-r--r-- 1 mcc users 15M Mar 5 18:23 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME RERS17pb113-PT-4-LTLFireability-00
FORMULA_NAME RERS17pb113-PT-4-LTLFireability-01
FORMULA_NAME RERS17pb113-PT-4-LTLFireability-02
FORMULA_NAME RERS17pb113-PT-4-LTLFireability-03
FORMULA_NAME RERS17pb113-PT-4-LTLFireability-04
FORMULA_NAME RERS17pb113-PT-4-LTLFireability-05
FORMULA_NAME RERS17pb113-PT-4-LTLFireability-06
FORMULA_NAME RERS17pb113-PT-4-LTLFireability-07
FORMULA_NAME RERS17pb113-PT-4-LTLFireability-08
FORMULA_NAME RERS17pb113-PT-4-LTLFireability-09
FORMULA_NAME RERS17pb113-PT-4-LTLFireability-10
FORMULA_NAME RERS17pb113-PT-4-LTLFireability-11
FORMULA_NAME RERS17pb113-PT-4-LTLFireability-12
FORMULA_NAME RERS17pb113-PT-4-LTLFireability-13
FORMULA_NAME RERS17pb113-PT-4-LTLFireability-14
FORMULA_NAME RERS17pb113-PT-4-LTLFireability-15
=== Now, execution of the tool begins
BK_START 1678936542022
bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lola
BK_EXAMINATION=LTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=RERS17pb113-PT-4
Not applying reductions.
Model is PT
LTLFireability PT
starting LoLA
BK_INPUT RERS17pb113-PT-4
BK_EXAMINATION: LTLFireability
bin directory: /home/mcc/BenchKit/bin//../lola/bin/
current directory: /home/mcc/execution
LTLFireability
FORMULA RERS17pb113-PT-4-LTLFireability-02 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA RERS17pb113-PT-4-LTLFireability-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA RERS17pb113-PT-4-LTLFireability-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA RERS17pb113-PT-4-LTLFireability-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA RERS17pb113-PT-4-LTLFireability-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA RERS17pb113-PT-4-LTLFireability-06 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA RERS17pb113-PT-4-LTLFireability-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA RERS17pb113-PT-4-LTLFireability-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
TIME LIMIT: Killed by timeout after 3600 seconds
MemTotal: 16393216 kB
MemFree: 243720 kB
After kill :
MemTotal: 16393216 kB
MemFree: 16227736 kB
BK_TIME_CONFINEMENT_REACHED
--------------------
content from stderr:
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/LTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:436
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:352
lola: rewrite Frontend/Parser/formula_rewrite.k:376
lola: rewrite Frontend/Parser/formula_rewrite.k:521
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:379
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:427
lola: rewrite Frontend/Parser/formula_rewrite.k:370
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:436
lola: rewrite Frontend/Parser/formula_rewrite.k:521
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:352
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:379
lola: rewrite Frontend/Parser/formula_rewrite.k:433
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:424
lola: rewrite Frontend/Parser/formula_rewrite.k:370
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:352
lola: rewrite Frontend/Parser/formula_rewrite.k:376
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:352
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:346
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:352
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:352
lola: rewrite Frontend/Parser/formula_rewrite.k:352
lola: rewrite Frontend/Parser/formula_rewrite.k:376
lola: rewrite Frontend/Parser/formula_rewrite.k:376
lola: rewrite Frontend/Parser/formula_rewrite.k:376
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:430
lola: rewrite Frontend/Parser/formula_rewrite.k:433
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:355
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-00: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-10: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 16 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-00: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-10: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 21 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 12.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-00: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-10: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 26 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-00: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-10: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 31 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 12.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-10: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 36 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-10: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 41 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-10: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 46 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 12.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-10: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 51 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-10: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 56 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 12.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-10: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 61 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-10: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 66 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-10: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 71 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 12.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-10: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 76 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-10: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 81 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 12.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-10: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 86 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-10: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 91 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-10: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 96 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 12.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-10: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 101 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-10: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 106 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 12.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-10: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 111 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-10: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 116 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-10: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 121 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-10: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 126 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-10: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 131 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-10: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 136 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-10: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 141 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-10: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 146 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-10: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 151 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-10: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 156 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-10: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 161 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-10: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 166 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-10: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 171 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-10: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 176 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-10: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 181 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-10: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 186 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-10: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 191 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-10: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 196 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-10: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 201 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-10: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 206 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 98.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-10: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 211 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-10: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 216 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-10: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 221 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 16.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-10: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 226 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-10: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 231 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-10: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 236 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-10: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 241 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-10: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 246 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 24.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-10: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 251 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-10: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 256 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-10: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 261 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 19.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-10: CONJ 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 266 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-10: CONJ 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 271 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-10: CONJ 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 276 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 12.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-10: CONJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 281 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-10: CONJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 286 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 12.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-10: CONJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 291 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-10: CONJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 296 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-10: CONJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 301 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 12.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-10: CONJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 306 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-10: CONJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 311 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 12.000000 secs.
lola: LAUNCH task # 7 (type EXCL) for 6 RERS17pb113-PT-4-LTLFireability-02
lola: time limit : 164 sec
lola: memory limit: 32 pages
lola: FINISHED task # 7 (type EXCL) for RERS17pb113-PT-4-LTLFireability-02
lola: result : true
lola: markings : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 39 (type EXCL) for 34 RERS17pb113-PT-4-LTLFireability-10
lola: time limit : 172 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-10: CONJ 0 1 1 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 1 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 1 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 LTL EXCL 2/172 1/32 RERS17pb113-PT-4-LTLFireability-10 34737 m, 6947 m/sec, 34736 t fired, .
Time elapsed: 316 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-10: CONJ 0 1 1 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 1 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 1 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-15: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 LTL EXCL 7/172 3/32 RERS17pb113-PT-4-LTLFireability-10 171684 m, 27389 m/sec, 171683 t fired, .
Time elapsed: 321 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 16
lola: FINISHED task # 39 (type EXCL) for RERS17pb113-PT-4-LTLFireability-10
lola: result : false
lola: markings : 307619
lola: fired transitions : 307619
lola: time used : 12.000000
lola: memory pages used : 5
lola: LAUNCH task # 54 (type EXCL) for 53 RERS17pb113-PT-4-LTLFireability-15
lola: time limit : 192 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 1 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 1 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 LTL EXCL 0/192 1/32 RERS17pb113-PT-4-LTLFireability-15 4902 m, 980 m/sec, 4901 t fired, .
Time elapsed: 326 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
lola: Created skeleton in 13.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 1 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 LTL EXCL 5/204 3/32 RERS17pb113-PT-4-LTLFireability-15 145562 m, 28132 m/sec, 145561 t fired, .
Time elapsed: 331 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 1 0 0 0 0 0 0
RERS17pb113-PT-4-LTLFireability-15: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 LTL EXCL 10/204 5/32 RERS17pb113-PT-4-LTLFireability-15 286167 m, 28121 m/sec, 286166 t fired, .
Time elapsed: 336 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
lola: FINISHED task # 54 (type EXCL) for RERS17pb113-PT-4-LTLFireability-15
lola: result : false
lola: markings : 307619
lola: fired transitions : 307619
lola: time used : 11.000000
lola: memory pages used : 5
lola: LAUNCH task # 51 (type EXCL) for 50 RERS17pb113-PT-4-LTLFireability-14
lola: time limit : 217 sec
lola: memory limit: 32 pages
lola: Created skeleton in 12.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 LTL EXCL 4/233 2/32 RERS17pb113-PT-4-LTLFireability-14 122710 m, 24542 m/sec, 122709 t fired, .
Time elapsed: 341 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 LTL EXCL 9/233 5/32 RERS17pb113-PT-4-LTLFireability-14 267372 m, 28932 m/sec, 267371 t fired, .
Time elapsed: 346 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 LTL EXCL 14/233 7/32 RERS17pb113-PT-4-LTLFireability-14 411537 m, 28833 m/sec, 411568 t fired, .
Time elapsed: 351 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 LTL EXCL 19/233 9/32 RERS17pb113-PT-4-LTLFireability-14 554941 m, 28680 m/sec, 554976 t fired, .
Time elapsed: 356 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 LTL EXCL 24/233 11/32 RERS17pb113-PT-4-LTLFireability-14 698053 m, 28622 m/sec, 698088 t fired, .
Time elapsed: 361 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 LTL EXCL 29/233 13/32 RERS17pb113-PT-4-LTLFireability-14 841081 m, 28605 m/sec, 841120 t fired, .
Time elapsed: 366 secs. Pages in use: 13
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 LTL EXCL 34/233 16/32 RERS17pb113-PT-4-LTLFireability-14 983652 m, 28514 m/sec, 983696 t fired, .
Time elapsed: 371 secs. Pages in use: 16
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 LTL EXCL 39/233 18/32 RERS17pb113-PT-4-LTLFireability-14 1126686 m, 28606 m/sec, 1126740 t fired, .
Time elapsed: 376 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 LTL EXCL 44/233 20/32 RERS17pb113-PT-4-LTLFireability-14 1269300 m, 28522 m/sec, 1269363 t fired, .
Time elapsed: 381 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 LTL EXCL 49/233 22/32 RERS17pb113-PT-4-LTLFireability-14 1408797 m, 27899 m/sec, 1408870 t fired, .
Time elapsed: 386 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 LTL EXCL 54/233 24/32 RERS17pb113-PT-4-LTLFireability-14 1540969 m, 26434 m/sec, 1541067 t fired, .
Time elapsed: 391 secs. Pages in use: 24
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 LTL EXCL 59/233 26/32 RERS17pb113-PT-4-LTLFireability-14 1673492 m, 26504 m/sec, 1673596 t fired, .
Time elapsed: 396 secs. Pages in use: 26
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 LTL EXCL 64/233 28/32 RERS17pb113-PT-4-LTLFireability-14 1805360 m, 26373 m/sec, 1805502 t fired, .
Time elapsed: 401 secs. Pages in use: 28
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 LTL EXCL 69/233 30/32 RERS17pb113-PT-4-LTLFireability-14 1938979 m, 26723 m/sec, 1939137 t fired, .
Time elapsed: 406 secs. Pages in use: 30
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 LTL EXCL 74/233 32/32 RERS17pb113-PT-4-LTLFireability-14 2072530 m, 26710 m/sec, 2072703 t fired, .
Time elapsed: 411 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 51 (type EXCL) for RERS17pb113-PT-4-LTLFireability-14 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 416 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 45 (type EXCL) for 44 RERS17pb113-PT-4-LTLFireability-12
lola: time limit : 244 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 LTL EXCL 5/244 3/32 RERS17pb113-PT-4-LTLFireability-12 140293 m, 28058 m/sec, 140292 t fired, .
Time elapsed: 421 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 LTL EXCL 10/244 5/32 RERS17pb113-PT-4-LTLFireability-12 277997 m, 27540 m/sec, 277996 t fired, .
Time elapsed: 426 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: FINISHED task # 45 (type EXCL) for RERS17pb113-PT-4-LTLFireability-12
lola: result : false
lola: markings : 307619
lola: fired transitions : 307619
lola: time used : 11.000000
lola: memory pages used : 5
lola: LAUNCH task # 42 (type EXCL) for 41 RERS17pb113-PT-4-LTLFireability-11
lola: time limit : 264 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 LTL EXCL 4/264 2/32 RERS17pb113-PT-4-LTLFireability-11 104560 m, 20912 m/sec, 104560 t fired, .
Time elapsed: 431 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 LTL EXCL 9/264 4/32 RERS17pb113-PT-4-LTLFireability-11 242792 m, 27646 m/sec, 242792 t fired, .
Time elapsed: 436 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: FINISHED task # 42 (type EXCL) for RERS17pb113-PT-4-LTLFireability-11
lola: result : false
lola: markings : 307619
lola: fired transitions : 307619
lola: time used : 11.000000
lola: memory pages used : 5
lola: LAUNCH task # 32 (type EXCL) for 31 RERS17pb113-PT-4-LTLFireability-09
lola: time limit : 287 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 LTL EXCL 3/287 2/32 RERS17pb113-PT-4-LTLFireability-09 73366 m, 14673 m/sec, 73366 t fired, .
Time elapsed: 441 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 LTL EXCL 8/287 4/32 RERS17pb113-PT-4-LTLFireability-09 216539 m, 28634 m/sec, 216538 t fired, .
Time elapsed: 446 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 LTL EXCL 13/287 6/32 RERS17pb113-PT-4-LTLFireability-09 358990 m, 28490 m/sec, 358990 t fired, .
Time elapsed: 451 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 LTL EXCL 18/287 8/32 RERS17pb113-PT-4-LTLFireability-09 501417 m, 28485 m/sec, 502021 t fired, .
Time elapsed: 456 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 LTL EXCL 23/287 10/32 RERS17pb113-PT-4-LTLFireability-09 643569 m, 28430 m/sec, 644174 t fired, .
Time elapsed: 461 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 LTL EXCL 28/287 12/32 RERS17pb113-PT-4-LTLFireability-09 784585 m, 28203 m/sec, 792576 t fired, .
Time elapsed: 466 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 LTL EXCL 33/287 14/32 RERS17pb113-PT-4-LTLFireability-09 923731 m, 27829 m/sec, 952199 t fired, .
Time elapsed: 471 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 LTL EXCL 38/287 16/32 RERS17pb113-PT-4-LTLFireability-09 1064200 m, 28093 m/sec, 1103695 t fired, .
Time elapsed: 476 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 LTL EXCL 43/287 18/32 RERS17pb113-PT-4-LTLFireability-09 1202054 m, 27570 m/sec, 1269272 t fired, .
Time elapsed: 481 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 LTL EXCL 48/287 20/32 RERS17pb113-PT-4-LTLFireability-09 1341934 m, 27976 m/sec, 1429103 t fired, .
Time elapsed: 486 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 LTL EXCL 53/287 22/32 RERS17pb113-PT-4-LTLFireability-09 1483243 m, 28261 m/sec, 1573114 t fired, .
Time elapsed: 491 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 LTL EXCL 58/287 23/32 RERS17pb113-PT-4-LTLFireability-09 1619188 m, 27189 m/sec, 1754932 t fired, .
Time elapsed: 496 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 LTL EXCL 63/287 25/32 RERS17pb113-PT-4-LTLFireability-09 1758569 m, 27876 m/sec, 1918405 t fired, .
Time elapsed: 501 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 LTL EXCL 68/287 27/32 RERS17pb113-PT-4-LTLFireability-09 1902433 m, 28772 m/sec, 2072030 t fired, .
Time elapsed: 506 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 LTL EXCL 73/287 29/32 RERS17pb113-PT-4-LTLFireability-09 2046078 m, 28729 m/sec, 2224648 t fired, .
Time elapsed: 511 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 LTL EXCL 78/287 31/32 RERS17pb113-PT-4-LTLFireability-09 2190835 m, 28951 m/sec, 2379904 t fired, .
Time elapsed: 516 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 32 (type EXCL) for RERS17pb113-PT-4-LTLFireability-09 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 521 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 23 (type EXCL) for 22 RERS17pb113-PT-4-LTLFireability-06
lola: time limit : 307 sec
lola: memory limit: 32 pages
lola: FINISHED task # 23 (type EXCL) for RERS17pb113-PT-4-LTLFireability-06
lola: result : true
lola: markings : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 17 (type EXCL) for 16 RERS17pb113-PT-4-LTLFireability-04
lola: time limit : 342 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 LTL EXCL 5/342 3/32 RERS17pb113-PT-4-LTLFireability-04 147101 m, 29420 m/sec, 147100 t fired, .
Time elapsed: 526 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 LTL EXCL 10/342 5/32 RERS17pb113-PT-4-LTLFireability-04 293780 m, 29335 m/sec, 293779 t fired, .
Time elapsed: 531 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 LTL EXCL 15/342 7/32 RERS17pb113-PT-4-LTLFireability-04 439373 m, 29118 m/sec, 439404 t fired, .
Time elapsed: 536 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 LTL EXCL 20/342 10/32 RERS17pb113-PT-4-LTLFireability-04 584445 m, 29014 m/sec, 584480 t fired, .
Time elapsed: 541 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 LTL EXCL 25/342 12/32 RERS17pb113-PT-4-LTLFireability-04 729620 m, 29035 m/sec, 729655 t fired, .
Time elapsed: 546 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 LTL EXCL 30/342 14/32 RERS17pb113-PT-4-LTLFireability-04 873540 m, 28784 m/sec, 873580 t fired, .
Time elapsed: 551 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 LTL EXCL 35/342 16/32 RERS17pb113-PT-4-LTLFireability-04 1018324 m, 28956 m/sec, 1018368 t fired, .
Time elapsed: 556 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 LTL EXCL 40/342 18/32 RERS17pb113-PT-4-LTLFireability-04 1162188 m, 28772 m/sec, 1162250 t fired, .
Time elapsed: 561 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 LTL EXCL 45/342 21/32 RERS17pb113-PT-4-LTLFireability-04 1306021 m, 28766 m/sec, 1306090 t fired, .
Time elapsed: 566 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 LTL EXCL 50/342 23/32 RERS17pb113-PT-4-LTLFireability-04 1449812 m, 28758 m/sec, 1449907 t fired, .
Time elapsed: 571 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 LTL EXCL 55/342 25/32 RERS17pb113-PT-4-LTLFireability-04 1593742 m, 28786 m/sec, 1593840 t fired, .
Time elapsed: 576 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 LTL EXCL 60/342 27/32 RERS17pb113-PT-4-LTLFireability-04 1737385 m, 28728 m/sec, 1737508 t fired, .
Time elapsed: 581 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 LTL EXCL 65/342 29/32 RERS17pb113-PT-4-LTLFireability-04 1880322 m, 28587 m/sec, 1880470 t fired, .
Time elapsed: 586 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 LTL EXCL 70/342 31/32 RERS17pb113-PT-4-LTLFireability-04 2022798 m, 28495 m/sec, 2022968 t fired, .
Time elapsed: 591 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 17 (type EXCL) for RERS17pb113-PT-4-LTLFireability-04 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 596 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 4 (type EXCL) for 3 RERS17pb113-PT-4-LTLFireability-01
lola: time limit : 375 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 LTL EXCL 5/375 3/32 RERS17pb113-PT-4-LTLFireability-01 139452 m, 27890 m/sec, 139451 t fired, .
Time elapsed: 601 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 LTL EXCL 10/375 5/32 RERS17pb113-PT-4-LTLFireability-01 285924 m, 29294 m/sec, 285923 t fired, .
Time elapsed: 606 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 LTL EXCL 15/375 7/32 RERS17pb113-PT-4-LTLFireability-01 430686 m, 28952 m/sec, 430717 t fired, .
Time elapsed: 611 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 LTL EXCL 20/375 9/32 RERS17pb113-PT-4-LTLFireability-01 578073 m, 29477 m/sec, 578108 t fired, .
Time elapsed: 616 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 LTL EXCL 25/375 12/32 RERS17pb113-PT-4-LTLFireability-01 725406 m, 29466 m/sec, 725441 t fired, .
Time elapsed: 621 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 LTL EXCL 30/375 14/32 RERS17pb113-PT-4-LTLFireability-01 873532 m, 29625 m/sec, 873572 t fired, .
Time elapsed: 626 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 LTL EXCL 35/375 16/32 RERS17pb113-PT-4-LTLFireability-01 1023174 m, 29928 m/sec, 1023218 t fired, .
Time elapsed: 631 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 LTL EXCL 40/375 18/32 RERS17pb113-PT-4-LTLFireability-01 1172730 m, 29911 m/sec, 1172793 t fired, .
Time elapsed: 636 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 LTL EXCL 45/375 21/32 RERS17pb113-PT-4-LTLFireability-01 1320871 m, 29628 m/sec, 1320941 t fired, .
Time elapsed: 641 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 LTL EXCL 50/375 23/32 RERS17pb113-PT-4-LTLFireability-01 1469387 m, 29703 m/sec, 1469483 t fired, .
Time elapsed: 646 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 LTL EXCL 55/375 25/32 RERS17pb113-PT-4-LTLFireability-01 1617679 m, 29658 m/sec, 1617778 t fired, .
Time elapsed: 651 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 LTL EXCL 60/375 27/32 RERS17pb113-PT-4-LTLFireability-01 1769221 m, 30308 m/sec, 1769363 t fired, .
Time elapsed: 656 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 LTL EXCL 65/375 30/32 RERS17pb113-PT-4-LTLFireability-01 1920200 m, 30195 m/sec, 1920357 t fired, .
Time elapsed: 661 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 LTL EXCL 70/375 32/32 RERS17pb113-PT-4-LTLFireability-01 2070216 m, 30003 m/sec, 2070389 t fired, .
Time elapsed: 666 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 4 (type EXCL) for RERS17pb113-PT-4-LTLFireability-01 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 671 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 1 (type EXCL) for 0 RERS17pb113-PT-4-LTLFireability-00
lola: time limit : 418 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 5/418 3/32 RERS17pb113-PT-4-LTLFireability-00 137422 m, 27484 m/sec, 137421 t fired, .
Time elapsed: 676 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 10/418 5/32 RERS17pb113-PT-4-LTLFireability-00 290014 m, 30518 m/sec, 290013 t fired, .
Time elapsed: 681 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 15/418 7/32 RERS17pb113-PT-4-LTLFireability-00 441947 m, 30386 m/sec, 441946 t fired, .
Time elapsed: 686 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: FINISHED task # 1 (type EXCL) for RERS17pb113-PT-4-LTLFireability-00
lola: result : false
lola: markings : 458922
lola: fired transitions : 458922
lola: time used : 16.000000
lola: memory pages used : 8
lola: LAUNCH task # 48 (type EXCL) for 47 RERS17pb113-PT-4-LTLFireability-13
lola: time limit : 485 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 LTL EXCL 4/485 1/32 RERS17pb113-PT-4-LTLFireability-13 299 m, 59 m/sec, 298 t fired, .
Time elapsed: 691 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 LTL EXCL 9/485 1/32 RERS17pb113-PT-4-LTLFireability-13 669 m, 74 m/sec, 668 t fired, .
Time elapsed: 696 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 LTL EXCL 14/485 1/32 RERS17pb113-PT-4-LTLFireability-13 1047 m, 75 m/sec, 1046 t fired, .
Time elapsed: 701 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 LTL EXCL 19/485 1/32 RERS17pb113-PT-4-LTLFireability-13 1442 m, 79 m/sec, 1441 t fired, .
Time elapsed: 706 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 LTL EXCL 24/485 1/32 RERS17pb113-PT-4-LTLFireability-13 1840 m, 79 m/sec, 1839 t fired, .
Time elapsed: 711 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 LTL EXCL 29/485 1/32 RERS17pb113-PT-4-LTLFireability-13 2241 m, 80 m/sec, 2240 t fired, .
Time elapsed: 716 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 LTL EXCL 34/485 1/32 RERS17pb113-PT-4-LTLFireability-13 2554 m, 62 m/sec, 2553 t fired, .
Time elapsed: 721 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 LTL EXCL 39/485 1/32 RERS17pb113-PT-4-LTLFireability-13 2941 m, 77 m/sec, 2940 t fired, .
Time elapsed: 726 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 LTL EXCL 44/485 1/32 RERS17pb113-PT-4-LTLFireability-13 3338 m, 79 m/sec, 3337 t fired, .
Time elapsed: 731 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 LTL EXCL 49/485 1/32 RERS17pb113-PT-4-LTLFireability-13 3682 m, 68 m/sec, 3681 t fired, .
Time elapsed: 736 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 LTL EXCL 54/485 1/32 RERS17pb113-PT-4-LTLFireability-13 4016 m, 66 m/sec, 4015 t fired, .
Time elapsed: 741 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 LTL EXCL 59/485 1/32 RERS17pb113-PT-4-LTLFireability-13 4420 m, 80 m/sec, 4419 t fired, .
Time elapsed: 746 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 LTL EXCL 64/485 1/32 RERS17pb113-PT-4-LTLFireability-13 4802 m, 76 m/sec, 4801 t fired, .
Time elapsed: 751 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 LTL EXCL 69/485 1/32 RERS17pb113-PT-4-LTLFireability-13 5172 m, 74 m/sec, 5171 t fired, .
Time elapsed: 756 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 LTL EXCL 74/485 1/32 RERS17pb113-PT-4-LTLFireability-13 5592 m, 84 m/sec, 5591 t fired, .
Time elapsed: 761 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 LTL EXCL 79/485 1/32 RERS17pb113-PT-4-LTLFireability-13 6016 m, 84 m/sec, 6015 t fired, .
Time elapsed: 766 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 LTL EXCL 84/485 1/32 RERS17pb113-PT-4-LTLFireability-13 6433 m, 83 m/sec, 6432 t fired, .
Time elapsed: 771 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 LTL EXCL 89/485 1/32 RERS17pb113-PT-4-LTLFireability-13 6783 m, 70 m/sec, 6782 t fired, .
Time elapsed: 776 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 LTL EXCL 94/485 1/32 RERS17pb113-PT-4-LTLFireability-13 7215 m, 86 m/sec, 7214 t fired, .
Time elapsed: 781 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 LTL EXCL 99/485 1/32 RERS17pb113-PT-4-LTLFireability-13 7593 m, 75 m/sec, 7592 t fired, .
Time elapsed: 786 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 LTL EXCL 104/485 1/32 RERS17pb113-PT-4-LTLFireability-13 8014 m, 84 m/sec, 8013 t fired, .
Time elapsed: 791 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 LTL EXCL 109/485 1/32 RERS17pb113-PT-4-LTLFireability-13 8441 m, 85 m/sec, 8440 t fired, .
Time elapsed: 796 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 LTL EXCL 114/485 1/32 RERS17pb113-PT-4-LTLFireability-13 8874 m, 86 m/sec, 8873 t fired, .
Time elapsed: 801 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 LTL EXCL 119/485 1/32 RERS17pb113-PT-4-LTLFireability-13 9291 m, 83 m/sec, 9290 t fired, .
Time elapsed: 806 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 LTL EXCL 124/485 1/32 RERS17pb113-PT-4-LTLFireability-13 9667 m, 75 m/sec, 9666 t fired, .
Time elapsed: 811 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 LTL EXCL 129/485 1/32 RERS17pb113-PT-4-LTLFireability-13 10084 m, 83 m/sec, 10083 t fired, .
Time elapsed: 816 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 LTL EXCL 134/485 1/32 RERS17pb113-PT-4-LTLFireability-13 10468 m, 76 m/sec, 10467 t fired, .
Time elapsed: 821 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 LTL EXCL 139/485 1/32 RERS17pb113-PT-4-LTLFireability-13 10864 m, 79 m/sec, 10863 t fired, .
Time elapsed: 826 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 LTL EXCL 144/485 1/32 RERS17pb113-PT-4-LTLFireability-13 11260 m, 79 m/sec, 11259 t fired, .
Time elapsed: 831 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 LTL EXCL 149/485 1/32 RERS17pb113-PT-4-LTLFireability-13 11688 m, 85 m/sec, 11687 t fired, .
Time elapsed: 836 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 LTL EXCL 154/485 1/32 RERS17pb113-PT-4-LTLFireability-13 12138 m, 90 m/sec, 12137 t fired, .
Time elapsed: 841 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 LTL EXCL 159/485 1/32 RERS17pb113-PT-4-LTLFireability-13 12589 m, 90 m/sec, 12588 t fired, .
Time elapsed: 846 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 LTL EXCL 164/485 1/32 RERS17pb113-PT-4-LTLFireability-13 13034 m, 89 m/sec, 13033 t fired, .
Time elapsed: 851 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 LTL EXCL 169/485 1/32 RERS17pb113-PT-4-LTLFireability-13 13384 m, 70 m/sec, 13383 t fired, .
Time elapsed: 856 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 LTL EXCL 174/485 1/32 RERS17pb113-PT-4-LTLFireability-13 13816 m, 86 m/sec, 13815 t fired, .
Time elapsed: 861 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 LTL EXCL 179/485 1/32 RERS17pb113-PT-4-LTLFireability-13 14241 m, 85 m/sec, 14240 t fired, .
Time elapsed: 866 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 LTL EXCL 184/485 1/32 RERS17pb113-PT-4-LTLFireability-13 14664 m, 84 m/sec, 14663 t fired, .
Time elapsed: 871 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 LTL EXCL 189/485 1/32 RERS17pb113-PT-4-LTLFireability-13 15010 m, 69 m/sec, 15009 t fired, .
Time elapsed: 876 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 LTL EXCL 194/485 1/32 RERS17pb113-PT-4-LTLFireability-13 15375 m, 73 m/sec, 15374 t fired, .
Time elapsed: 881 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 LTL EXCL 199/485 1/32 RERS17pb113-PT-4-LTLFireability-13 15795 m, 84 m/sec, 15794 t fired, .
Time elapsed: 886 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 LTL EXCL 204/485 1/32 RERS17pb113-PT-4-LTLFireability-13 16216 m, 84 m/sec, 16215 t fired, .
Time elapsed: 891 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 LTL EXCL 209/485 1/32 RERS17pb113-PT-4-LTLFireability-13 16447 m, 46 m/sec, 16446 t fired, .
Time elapsed: 896 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 LTL EXCL 214/485 1/32 RERS17pb113-PT-4-LTLFireability-13 16876 m, 85 m/sec, 16875 t fired, .
Time elapsed: 901 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 LTL EXCL 219/485 1/32 RERS17pb113-PT-4-LTLFireability-13 17315 m, 87 m/sec, 17314 t fired, .
Time elapsed: 906 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 LTL EXCL 224/485 1/32 RERS17pb113-PT-4-LTLFireability-13 17771 m, 91 m/sec, 17770 t fired, .
Time elapsed: 911 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 LTL EXCL 229/485 1/32 RERS17pb113-PT-4-LTLFireability-13 18221 m, 90 m/sec, 18220 t fired, .
Time elapsed: 916 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 LTL EXCL 234/485 1/32 RERS17pb113-PT-4-LTLFireability-13 18700 m, 95 m/sec, 18699 t fired, .
Time elapsed: 921 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 LTL EXCL 239/485 1/32 RERS17pb113-PT-4-LTLFireability-13 19052 m, 70 m/sec, 19051 t fired, .
Time elapsed: 926 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 LTL EXCL 244/485 1/32 RERS17pb113-PT-4-LTLFireability-13 19455 m, 80 m/sec, 19454 t fired, .
Time elapsed: 931 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 LTL EXCL 249/485 1/32 RERS17pb113-PT-4-LTLFireability-13 19875 m, 84 m/sec, 19874 t fired, .
Time elapsed: 936 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 LTL EXCL 254/485 1/32 RERS17pb113-PT-4-LTLFireability-13 20324 m, 89 m/sec, 20323 t fired, .
Time elapsed: 941 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 LTL EXCL 259/485 1/32 RERS17pb113-PT-4-LTLFireability-13 20635 m, 62 m/sec, 20634 t fired, .
Time elapsed: 946 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 LTL EXCL 264/485 1/32 RERS17pb113-PT-4-LTLFireability-13 21123 m, 97 m/sec, 21122 t fired, .
Time elapsed: 951 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 LTL EXCL 269/485 1/32 RERS17pb113-PT-4-LTLFireability-13 21631 m, 101 m/sec, 21630 t fired, .
Time elapsed: 956 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 LTL EXCL 274/485 1/32 RERS17pb113-PT-4-LTLFireability-13 22121 m, 98 m/sec, 22120 t fired, .
Time elapsed: 961 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 LTL EXCL 279/485 1/32 RERS17pb113-PT-4-LTLFireability-13 22587 m, 93 m/sec, 22586 t fired, .
Time elapsed: 966 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 LTL EXCL 284/485 1/32 RERS17pb113-PT-4-LTLFireability-13 22929 m, 68 m/sec, 22928 t fired, .
Time elapsed: 971 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 LTL EXCL 289/485 1/32 RERS17pb113-PT-4-LTLFireability-13 23302 m, 74 m/sec, 23301 t fired, .
Time elapsed: 976 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 LTL EXCL 294/485 1/32 RERS17pb113-PT-4-LTLFireability-13 23657 m, 71 m/sec, 23656 t fired, .
Time elapsed: 981 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 LTL EXCL 299/485 1/32 RERS17pb113-PT-4-LTLFireability-13 24081 m, 84 m/sec, 24080 t fired, .
Time elapsed: 986 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 LTL EXCL 304/485 1/32 RERS17pb113-PT-4-LTLFireability-13 24524 m, 88 m/sec, 24523 t fired, .
Time elapsed: 991 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 LTL EXCL 309/485 1/32 RERS17pb113-PT-4-LTLFireability-13 24841 m, 63 m/sec, 24840 t fired, .
Time elapsed: 996 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 LTL EXCL 314/485 1/32 RERS17pb113-PT-4-LTLFireability-13 25232 m, 78 m/sec, 25231 t fired, .
Time elapsed: 1001 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 LTL EXCL 319/485 1/32 RERS17pb113-PT-4-LTLFireability-13 25570 m, 67 m/sec, 25569 t fired, .
Time elapsed: 1006 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 LTL EXCL 324/485 1/32 RERS17pb113-PT-4-LTLFireability-13 26007 m, 87 m/sec, 26006 t fired, .
Time elapsed: 1011 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 LTL EXCL 329/485 1/32 RERS17pb113-PT-4-LTLFireability-13 26426 m, 83 m/sec, 26425 t fired, .
Time elapsed: 1016 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 LTL EXCL 334/485 1/32 RERS17pb113-PT-4-LTLFireability-13 26836 m, 82 m/sec, 26835 t fired, .
Time elapsed: 1021 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 LTL EXCL 339/485 1/32 RERS17pb113-PT-4-LTLFireability-13 27188 m, 70 m/sec, 27187 t fired, .
Time elapsed: 1026 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 LTL EXCL 344/485 1/32 RERS17pb113-PT-4-LTLFireability-13 27629 m, 88 m/sec, 27628 t fired, .
Time elapsed: 1031 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 LTL EXCL 349/485 1/32 RERS17pb113-PT-4-LTLFireability-13 28082 m, 90 m/sec, 28081 t fired, .
Time elapsed: 1036 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 LTL EXCL 354/485 1/32 RERS17pb113-PT-4-LTLFireability-13 28537 m, 91 m/sec, 28536 t fired, .
Time elapsed: 1041 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 LTL EXCL 359/485 1/32 RERS17pb113-PT-4-LTLFireability-13 28928 m, 78 m/sec, 28927 t fired, .
Time elapsed: 1046 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 LTL EXCL 364/485 1/32 RERS17pb113-PT-4-LTLFireability-13 29382 m, 90 m/sec, 29381 t fired, .
Time elapsed: 1051 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 LTL EXCL 369/485 1/32 RERS17pb113-PT-4-LTLFireability-13 29843 m, 92 m/sec, 29842 t fired, .
Time elapsed: 1056 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 LTL EXCL 374/485 1/32 RERS17pb113-PT-4-LTLFireability-13 30336 m, 98 m/sec, 30335 t fired, .
Time elapsed: 1061 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 LTL EXCL 379/485 1/32 RERS17pb113-PT-4-LTLFireability-13 30667 m, 66 m/sec, 30666 t fired, .
Time elapsed: 1066 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 LTL EXCL 384/485 1/32 RERS17pb113-PT-4-LTLFireability-13 31116 m, 89 m/sec, 31115 t fired, .
Time elapsed: 1071 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 LTL EXCL 389/485 1/32 RERS17pb113-PT-4-LTLFireability-13 31550 m, 86 m/sec, 31549 t fired, .
Time elapsed: 1076 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 LTL EXCL 394/485 1/32 RERS17pb113-PT-4-LTLFireability-13 31987 m, 87 m/sec, 31986 t fired, .
Time elapsed: 1081 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 LTL EXCL 399/485 1/32 RERS17pb113-PT-4-LTLFireability-13 32429 m, 88 m/sec, 32428 t fired, .
Time elapsed: 1086 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 LTL EXCL 404/485 1/32 RERS17pb113-PT-4-LTLFireability-13 32843 m, 82 m/sec, 32842 t fired, .
Time elapsed: 1091 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 LTL EXCL 409/485 1/32 RERS17pb113-PT-4-LTLFireability-13 33246 m, 80 m/sec, 33245 t fired, .
Time elapsed: 1096 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 LTL EXCL 414/485 1/32 RERS17pb113-PT-4-LTLFireability-13 33676 m, 86 m/sec, 33675 t fired, .
Time elapsed: 1101 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 LTL EXCL 419/485 1/32 RERS17pb113-PT-4-LTLFireability-13 34086 m, 82 m/sec, 34085 t fired, .
Time elapsed: 1106 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 LTL EXCL 424/485 1/32 RERS17pb113-PT-4-LTLFireability-13 34407 m, 64 m/sec, 34406 t fired, .
Time elapsed: 1111 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 LTL EXCL 429/485 1/32 RERS17pb113-PT-4-LTLFireability-13 34834 m, 85 m/sec, 34833 t fired, .
Time elapsed: 1116 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 LTL EXCL 434/485 1/32 RERS17pb113-PT-4-LTLFireability-13 35142 m, 61 m/sec, 35141 t fired, .
Time elapsed: 1121 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 LTL EXCL 439/485 1/32 RERS17pb113-PT-4-LTLFireability-13 35574 m, 86 m/sec, 35573 t fired, .
Time elapsed: 1126 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 LTL EXCL 444/485 1/32 RERS17pb113-PT-4-LTLFireability-13 36025 m, 90 m/sec, 36024 t fired, .
Time elapsed: 1131 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 LTL EXCL 449/485 1/32 RERS17pb113-PT-4-LTLFireability-13 36388 m, 72 m/sec, 36387 t fired, .
Time elapsed: 1136 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 LTL EXCL 454/485 1/32 RERS17pb113-PT-4-LTLFireability-13 36764 m, 75 m/sec, 36763 t fired, .
Time elapsed: 1141 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 LTL EXCL 459/485 1/32 RERS17pb113-PT-4-LTLFireability-13 37231 m, 93 m/sec, 37230 t fired, .
Time elapsed: 1146 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: FINISHED task # 48 (type EXCL) for RERS17pb113-PT-4-LTLFireability-13
lola: result : false
lola: markings : 37413
lola: fired transitions : 37413
lola: time used : 462.000000
lola: memory pages used : 1
lola: LAUNCH task # 26 (type EXCL) for 25 RERS17pb113-PT-4-LTLFireability-07
lola: time limit : 490 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 LTL EXCL 2/490 1/32 RERS17pb113-PT-4-LTLFireability-07 201 m, 40 m/sec, 200 t fired, .
Time elapsed: 1151 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 LTL EXCL 7/490 1/32 RERS17pb113-PT-4-LTLFireability-07 569 m, 73 m/sec, 568 t fired, .
Time elapsed: 1156 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 LTL EXCL 12/490 1/32 RERS17pb113-PT-4-LTLFireability-07 910 m, 68 m/sec, 909 t fired, .
Time elapsed: 1161 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 LTL EXCL 18/490 1/32 RERS17pb113-PT-4-LTLFireability-07 1261 m, 70 m/sec, 1260 t fired, .
Time elapsed: 1167 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 LTL EXCL 23/490 1/32 RERS17pb113-PT-4-LTLFireability-07 1621 m, 72 m/sec, 1620 t fired, .
Time elapsed: 1172 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 LTL EXCL 28/490 1/32 RERS17pb113-PT-4-LTLFireability-07 2003 m, 76 m/sec, 2002 t fired, .
Time elapsed: 1177 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 LTL EXCL 33/490 1/32 RERS17pb113-PT-4-LTLFireability-07 2340 m, 67 m/sec, 2339 t fired, .
Time elapsed: 1182 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 LTL EXCL 38/490 1/32 RERS17pb113-PT-4-LTLFireability-07 2721 m, 76 m/sec, 2720 t fired, .
Time elapsed: 1187 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 LTL EXCL 43/490 1/32 RERS17pb113-PT-4-LTLFireability-07 3066 m, 69 m/sec, 3065 t fired, .
Time elapsed: 1192 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 LTL EXCL 48/490 1/32 RERS17pb113-PT-4-LTLFireability-07 3377 m, 62 m/sec, 3376 t fired, .
Time elapsed: 1197 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 LTL EXCL 53/490 1/32 RERS17pb113-PT-4-LTLFireability-07 3707 m, 66 m/sec, 3706 t fired, .
Time elapsed: 1202 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 LTL EXCL 58/490 1/32 RERS17pb113-PT-4-LTLFireability-07 4078 m, 74 m/sec, 4077 t fired, .
Time elapsed: 1207 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 LTL EXCL 63/490 1/32 RERS17pb113-PT-4-LTLFireability-07 4432 m, 70 m/sec, 4431 t fired, .
Time elapsed: 1212 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 LTL EXCL 68/490 1/32 RERS17pb113-PT-4-LTLFireability-07 4756 m, 64 m/sec, 4755 t fired, .
Time elapsed: 1217 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 LTL EXCL 73/490 1/32 RERS17pb113-PT-4-LTLFireability-07 5148 m, 78 m/sec, 5147 t fired, .
Time elapsed: 1222 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 LTL EXCL 78/490 1/32 RERS17pb113-PT-4-LTLFireability-07 5494 m, 69 m/sec, 5493 t fired, .
Time elapsed: 1227 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 LTL EXCL 83/490 1/32 RERS17pb113-PT-4-LTLFireability-07 5819 m, 65 m/sec, 5818 t fired, .
Time elapsed: 1232 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 LTL EXCL 88/490 1/32 RERS17pb113-PT-4-LTLFireability-07 6154 m, 67 m/sec, 6153 t fired, .
Time elapsed: 1237 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 LTL EXCL 93/490 1/32 RERS17pb113-PT-4-LTLFireability-07 6463 m, 61 m/sec, 6462 t fired, .
Time elapsed: 1242 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 LTL EXCL 98/490 1/32 RERS17pb113-PT-4-LTLFireability-07 6803 m, 68 m/sec, 6802 t fired, .
Time elapsed: 1247 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 LTL EXCL 103/490 1/32 RERS17pb113-PT-4-LTLFireability-07 7147 m, 68 m/sec, 7146 t fired, .
Time elapsed: 1252 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 LTL EXCL 108/490 1/32 RERS17pb113-PT-4-LTLFireability-07 7470 m, 64 m/sec, 7469 t fired, .
Time elapsed: 1257 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 LTL EXCL 113/490 1/32 RERS17pb113-PT-4-LTLFireability-07 7787 m, 63 m/sec, 7786 t fired, .
Time elapsed: 1262 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 LTL EXCL 118/490 1/32 RERS17pb113-PT-4-LTLFireability-07 8082 m, 59 m/sec, 8081 t fired, .
Time elapsed: 1267 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 LTL EXCL 123/490 1/32 RERS17pb113-PT-4-LTLFireability-07 8377 m, 59 m/sec, 8376 t fired, .
Time elapsed: 1272 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 LTL EXCL 128/490 1/32 RERS17pb113-PT-4-LTLFireability-07 8732 m, 71 m/sec, 8731 t fired, .
Time elapsed: 1277 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 LTL EXCL 133/490 1/32 RERS17pb113-PT-4-LTLFireability-07 9069 m, 67 m/sec, 9068 t fired, .
Time elapsed: 1282 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 LTL EXCL 138/490 1/32 RERS17pb113-PT-4-LTLFireability-07 9433 m, 72 m/sec, 9432 t fired, .
Time elapsed: 1287 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 LTL EXCL 143/490 1/32 RERS17pb113-PT-4-LTLFireability-07 9722 m, 57 m/sec, 9721 t fired, .
Time elapsed: 1292 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 LTL EXCL 148/490 1/32 RERS17pb113-PT-4-LTLFireability-07 10075 m, 70 m/sec, 10074 t fired, .
Time elapsed: 1297 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 LTL EXCL 153/490 1/32 RERS17pb113-PT-4-LTLFireability-07 10412 m, 67 m/sec, 10411 t fired, .
Time elapsed: 1302 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 LTL EXCL 158/490 1/32 RERS17pb113-PT-4-LTLFireability-07 10744 m, 66 m/sec, 10743 t fired, .
Time elapsed: 1307 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 LTL EXCL 163/490 1/32 RERS17pb113-PT-4-LTLFireability-07 10988 m, 48 m/sec, 10987 t fired, .
Time elapsed: 1312 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 LTL EXCL 168/490 1/32 RERS17pb113-PT-4-LTLFireability-07 11292 m, 60 m/sec, 11291 t fired, .
Time elapsed: 1317 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 LTL EXCL 173/490 1/32 RERS17pb113-PT-4-LTLFireability-07 11647 m, 71 m/sec, 11646 t fired, .
Time elapsed: 1322 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 LTL EXCL 178/490 1/32 RERS17pb113-PT-4-LTLFireability-07 11901 m, 50 m/sec, 11900 t fired, .
Time elapsed: 1327 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 LTL EXCL 183/490 1/32 RERS17pb113-PT-4-LTLFireability-07 12222 m, 64 m/sec, 12221 t fired, .
Time elapsed: 1332 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 LTL EXCL 188/490 1/32 RERS17pb113-PT-4-LTLFireability-07 12588 m, 73 m/sec, 12587 t fired, .
Time elapsed: 1337 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 LTL EXCL 193/490 1/32 RERS17pb113-PT-4-LTLFireability-07 12960 m, 74 m/sec, 12959 t fired, .
Time elapsed: 1342 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 LTL EXCL 198/490 1/32 RERS17pb113-PT-4-LTLFireability-07 13277 m, 63 m/sec, 13276 t fired, .
Time elapsed: 1347 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 LTL EXCL 203/490 1/32 RERS17pb113-PT-4-LTLFireability-07 13617 m, 68 m/sec, 13616 t fired, .
Time elapsed: 1352 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 LTL EXCL 208/490 1/32 RERS17pb113-PT-4-LTLFireability-07 14024 m, 81 m/sec, 14023 t fired, .
Time elapsed: 1357 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 LTL EXCL 213/490 1/32 RERS17pb113-PT-4-LTLFireability-07 14400 m, 75 m/sec, 14399 t fired, .
Time elapsed: 1362 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 LTL EXCL 218/490 1/32 RERS17pb113-PT-4-LTLFireability-07 14776 m, 75 m/sec, 14775 t fired, .
Time elapsed: 1367 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 LTL EXCL 223/490 1/32 RERS17pb113-PT-4-LTLFireability-07 15082 m, 61 m/sec, 15081 t fired, .
Time elapsed: 1372 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 LTL EXCL 228/490 1/32 RERS17pb113-PT-4-LTLFireability-07 15433 m, 70 m/sec, 15432 t fired, .
Time elapsed: 1377 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 LTL EXCL 233/490 1/32 RERS17pb113-PT-4-LTLFireability-07 15702 m, 53 m/sec, 15701 t fired, .
Time elapsed: 1382 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 LTL EXCL 238/490 1/32 RERS17pb113-PT-4-LTLFireability-07 16070 m, 73 m/sec, 16069 t fired, .
Time elapsed: 1387 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 LTL EXCL 243/490 1/32 RERS17pb113-PT-4-LTLFireability-07 16404 m, 66 m/sec, 16403 t fired, .
Time elapsed: 1392 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 LTL EXCL 248/490 1/32 RERS17pb113-PT-4-LTLFireability-07 16745 m, 68 m/sec, 16744 t fired, .
Time elapsed: 1397 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 LTL EXCL 253/490 1/32 RERS17pb113-PT-4-LTLFireability-07 17088 m, 68 m/sec, 17087 t fired, .
Time elapsed: 1402 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 LTL EXCL 258/490 1/32 RERS17pb113-PT-4-LTLFireability-07 17434 m, 69 m/sec, 17433 t fired, .
Time elapsed: 1407 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 LTL EXCL 263/490 1/32 RERS17pb113-PT-4-LTLFireability-07 17798 m, 72 m/sec, 17797 t fired, .
Time elapsed: 1412 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 LTL EXCL 268/490 1/32 RERS17pb113-PT-4-LTLFireability-07 18143 m, 69 m/sec, 18142 t fired, .
Time elapsed: 1417 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 LTL EXCL 273/490 1/32 RERS17pb113-PT-4-LTLFireability-07 18515 m, 74 m/sec, 18514 t fired, .
Time elapsed: 1422 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 LTL EXCL 278/490 1/32 RERS17pb113-PT-4-LTLFireability-07 18859 m, 68 m/sec, 18858 t fired, .
Time elapsed: 1427 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 LTL EXCL 283/490 1/32 RERS17pb113-PT-4-LTLFireability-07 19112 m, 50 m/sec, 19111 t fired, .
Time elapsed: 1432 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 LTL EXCL 288/490 1/32 RERS17pb113-PT-4-LTLFireability-07 19397 m, 57 m/sec, 19396 t fired, .
Time elapsed: 1437 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 LTL EXCL 293/490 1/32 RERS17pb113-PT-4-LTLFireability-07 19672 m, 55 m/sec, 19671 t fired, .
Time elapsed: 1442 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 LTL EXCL 298/490 1/32 RERS17pb113-PT-4-LTLFireability-07 20014 m, 68 m/sec, 20013 t fired, .
Time elapsed: 1447 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 LTL EXCL 303/490 1/32 RERS17pb113-PT-4-LTLFireability-07 20391 m, 75 m/sec, 20390 t fired, .
Time elapsed: 1452 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 LTL EXCL 308/490 1/32 RERS17pb113-PT-4-LTLFireability-07 20782 m, 78 m/sec, 20781 t fired, .
Time elapsed: 1457 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 LTL EXCL 313/490 1/32 RERS17pb113-PT-4-LTLFireability-07 21148 m, 73 m/sec, 21147 t fired, .
Time elapsed: 1462 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 LTL EXCL 318/490 1/32 RERS17pb113-PT-4-LTLFireability-07 21508 m, 72 m/sec, 21507 t fired, .
Time elapsed: 1467 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 LTL EXCL 323/490 1/32 RERS17pb113-PT-4-LTLFireability-07 21867 m, 71 m/sec, 21866 t fired, .
Time elapsed: 1472 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 LTL EXCL 328/490 1/32 RERS17pb113-PT-4-LTLFireability-07 22213 m, 69 m/sec, 22212 t fired, .
Time elapsed: 1477 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 LTL EXCL 333/490 1/32 RERS17pb113-PT-4-LTLFireability-07 22533 m, 64 m/sec, 22532 t fired, .
Time elapsed: 1482 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 LTL EXCL 338/490 1/32 RERS17pb113-PT-4-LTLFireability-07 22882 m, 69 m/sec, 22881 t fired, .
Time elapsed: 1487 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 LTL EXCL 343/490 1/32 RERS17pb113-PT-4-LTLFireability-07 23263 m, 76 m/sec, 23262 t fired, .
Time elapsed: 1492 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 LTL EXCL 348/490 1/32 RERS17pb113-PT-4-LTLFireability-07 23582 m, 63 m/sec, 23581 t fired, .
Time elapsed: 1497 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 LTL EXCL 353/490 1/32 RERS17pb113-PT-4-LTLFireability-07 23923 m, 68 m/sec, 23922 t fired, .
Time elapsed: 1502 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 LTL EXCL 358/490 1/32 RERS17pb113-PT-4-LTLFireability-07 24317 m, 78 m/sec, 24316 t fired, .
Time elapsed: 1507 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 LTL EXCL 363/490 1/32 RERS17pb113-PT-4-LTLFireability-07 24680 m, 72 m/sec, 24679 t fired, .
Time elapsed: 1512 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 LTL EXCL 368/490 1/32 RERS17pb113-PT-4-LTLFireability-07 24986 m, 61 m/sec, 24985 t fired, .
Time elapsed: 1517 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 LTL EXCL 373/490 1/32 RERS17pb113-PT-4-LTLFireability-07 25338 m, 70 m/sec, 25337 t fired, .
Time elapsed: 1522 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 LTL EXCL 378/490 1/32 RERS17pb113-PT-4-LTLFireability-07 25648 m, 62 m/sec, 25647 t fired, .
Time elapsed: 1527 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 LTL EXCL 383/490 1/32 RERS17pb113-PT-4-LTLFireability-07 25940 m, 58 m/sec, 25939 t fired, .
Time elapsed: 1532 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 LTL EXCL 388/490 1/32 RERS17pb113-PT-4-LTLFireability-07 26285 m, 69 m/sec, 26284 t fired, .
Time elapsed: 1537 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 LTL EXCL 393/490 1/32 RERS17pb113-PT-4-LTLFireability-07 26640 m, 71 m/sec, 26639 t fired, .
Time elapsed: 1542 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 LTL EXCL 398/490 1/32 RERS17pb113-PT-4-LTLFireability-07 26987 m, 69 m/sec, 26986 t fired, .
Time elapsed: 1547 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 LTL EXCL 403/490 1/32 RERS17pb113-PT-4-LTLFireability-07 27373 m, 77 m/sec, 27372 t fired, .
Time elapsed: 1552 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 LTL EXCL 408/490 1/32 RERS17pb113-PT-4-LTLFireability-07 27662 m, 57 m/sec, 27661 t fired, .
Time elapsed: 1557 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 LTL EXCL 413/490 1/32 RERS17pb113-PT-4-LTLFireability-07 28009 m, 69 m/sec, 28008 t fired, .
Time elapsed: 1562 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 LTL EXCL 418/490 1/32 RERS17pb113-PT-4-LTLFireability-07 28317 m, 61 m/sec, 28316 t fired, .
Time elapsed: 1567 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 LTL EXCL 423/490 1/32 RERS17pb113-PT-4-LTLFireability-07 28701 m, 76 m/sec, 28700 t fired, .
Time elapsed: 1572 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 LTL EXCL 428/490 1/32 RERS17pb113-PT-4-LTLFireability-07 29087 m, 77 m/sec, 29086 t fired, .
Time elapsed: 1577 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 LTL EXCL 433/490 1/32 RERS17pb113-PT-4-LTLFireability-07 29368 m, 56 m/sec, 29367 t fired, .
Time elapsed: 1582 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 LTL EXCL 438/490 1/32 RERS17pb113-PT-4-LTLFireability-07 29694 m, 65 m/sec, 29693 t fired, .
Time elapsed: 1587 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 LTL EXCL 443/490 1/32 RERS17pb113-PT-4-LTLFireability-07 30037 m, 68 m/sec, 30036 t fired, .
Time elapsed: 1592 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 LTL EXCL 448/490 1/32 RERS17pb113-PT-4-LTLFireability-07 30375 m, 67 m/sec, 30374 t fired, .
Time elapsed: 1597 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 LTL EXCL 453/490 1/32 RERS17pb113-PT-4-LTLFireability-07 30700 m, 65 m/sec, 30699 t fired, .
Time elapsed: 1602 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 LTL EXCL 458/490 1/32 RERS17pb113-PT-4-LTLFireability-07 31050 m, 70 m/sec, 31049 t fired, .
Time elapsed: 1607 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 LTL EXCL 463/490 1/32 RERS17pb113-PT-4-LTLFireability-07 31275 m, 45 m/sec, 31274 t fired, .
Time elapsed: 1612 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 LTL EXCL 468/490 1/32 RERS17pb113-PT-4-LTLFireability-07 31633 m, 71 m/sec, 31632 t fired, .
Time elapsed: 1617 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 LTL EXCL 473/490 1/32 RERS17pb113-PT-4-LTLFireability-07 31981 m, 69 m/sec, 31980 t fired, .
Time elapsed: 1622 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 LTL EXCL 478/490 1/32 RERS17pb113-PT-4-LTLFireability-07 32351 m, 74 m/sec, 32350 t fired, .
Time elapsed: 1627 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 LTL EXCL 483/490 1/32 RERS17pb113-PT-4-LTLFireability-07 32689 m, 67 m/sec, 32688 t fired, .
Time elapsed: 1632 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 LTL EXCL 488/490 1/32 RERS17pb113-PT-4-LTLFireability-07 33032 m, 68 m/sec, 33031 t fired, .
Time elapsed: 1637 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 26 (type EXCL) for RERS17pb113-PT-4-LTLFireability-07 (local timeout)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1642 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 20 (type EXCL) for 19 RERS17pb113-PT-4-LTLFireability-05
lola: time limit : 489 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 26 (type EXCL) for 25 RERS17pb113-PT-4-LTLFireability-07
lola: time limit : 1958 sec
lola: memory limit: 5 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 5/489 1/32 RERS17pb113-PT-4-LTLFireability-05 249 m, 49 m/sec, 248 t fired, .
26 LTL EXCL 5/1958 1/5 RERS17pb113-PT-4-LTLFireability-07 369 m, -6532 m/sec, 368 t fired, .
Time elapsed: 1647 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 10/489 1/32 RERS17pb113-PT-4-LTLFireability-05 434 m, 37 m/sec, 433 t fired, .
26 LTL EXCL 10/391 1/5 RERS17pb113-PT-4-LTLFireability-07 716 m, 69 m/sec, 715 t fired, .
Time elapsed: 1652 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 15/489 1/32 RERS17pb113-PT-4-LTLFireability-05 653 m, 43 m/sec, 652 t fired, .
26 LTL EXCL 15/391 1/5 RERS17pb113-PT-4-LTLFireability-07 993 m, 55 m/sec, 992 t fired, .
Time elapsed: 1657 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 20/489 1/32 RERS17pb113-PT-4-LTLFireability-05 905 m, 50 m/sec, 904 t fired, .
26 LTL EXCL 20/391 1/5 RERS17pb113-PT-4-LTLFireability-07 1326 m, 66 m/sec, 1325 t fired, .
Time elapsed: 1662 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 25/489 1/32 RERS17pb113-PT-4-LTLFireability-05 1127 m, 44 m/sec, 1126 t fired, .
26 LTL EXCL 25/391 1/5 RERS17pb113-PT-4-LTLFireability-07 1647 m, 64 m/sec, 1646 t fired, .
Time elapsed: 1667 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 30/489 1/32 RERS17pb113-PT-4-LTLFireability-05 1338 m, 42 m/sec, 1337 t fired, .
26 LTL EXCL 30/391 1/5 RERS17pb113-PT-4-LTLFireability-07 1979 m, 66 m/sec, 1978 t fired, .
Time elapsed: 1672 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 35/489 1/32 RERS17pb113-PT-4-LTLFireability-05 1561 m, 44 m/sec, 1560 t fired, .
26 LTL EXCL 35/391 1/5 RERS17pb113-PT-4-LTLFireability-07 2273 m, 58 m/sec, 2272 t fired, .
Time elapsed: 1677 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 40/489 1/32 RERS17pb113-PT-4-LTLFireability-05 1733 m, 34 m/sec, 1732 t fired, .
26 LTL EXCL 40/391 1/5 RERS17pb113-PT-4-LTLFireability-07 2607 m, 66 m/sec, 2606 t fired, .
Time elapsed: 1682 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 45/489 1/32 RERS17pb113-PT-4-LTLFireability-05 1912 m, 35 m/sec, 1911 t fired, .
26 LTL EXCL 45/391 1/5 RERS17pb113-PT-4-LTLFireability-07 2930 m, 64 m/sec, 2929 t fired, .
Time elapsed: 1687 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 50/489 1/32 RERS17pb113-PT-4-LTLFireability-05 2069 m, 31 m/sec, 2068 t fired, .
26 LTL EXCL 50/391 1/5 RERS17pb113-PT-4-LTLFireability-07 3193 m, 52 m/sec, 3192 t fired, .
Time elapsed: 1692 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 55/489 1/32 RERS17pb113-PT-4-LTLFireability-05 2209 m, 28 m/sec, 2208 t fired, .
26 LTL EXCL 55/391 1/5 RERS17pb113-PT-4-LTLFireability-07 3490 m, 59 m/sec, 3489 t fired, .
Time elapsed: 1697 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 60/489 1/32 RERS17pb113-PT-4-LTLFireability-05 2343 m, 26 m/sec, 2342 t fired, .
26 LTL EXCL 60/391 1/5 RERS17pb113-PT-4-LTLFireability-07 3789 m, 59 m/sec, 3788 t fired, .
Time elapsed: 1702 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 65/489 1/32 RERS17pb113-PT-4-LTLFireability-05 2553 m, 42 m/sec, 2552 t fired, .
26 LTL EXCL 65/391 1/5 RERS17pb113-PT-4-LTLFireability-07 4140 m, 70 m/sec, 4139 t fired, .
Time elapsed: 1707 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 70/489 1/32 RERS17pb113-PT-4-LTLFireability-05 2767 m, 42 m/sec, 2766 t fired, .
26 LTL EXCL 70/391 1/5 RERS17pb113-PT-4-LTLFireability-07 4471 m, 66 m/sec, 4470 t fired, .
Time elapsed: 1712 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 75/489 1/32 RERS17pb113-PT-4-LTLFireability-05 2906 m, 27 m/sec, 2905 t fired, .
26 LTL EXCL 75/391 1/5 RERS17pb113-PT-4-LTLFireability-07 4799 m, 65 m/sec, 4798 t fired, .
Time elapsed: 1717 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 80/489 1/32 RERS17pb113-PT-4-LTLFireability-05 3047 m, 28 m/sec, 3046 t fired, .
26 LTL EXCL 80/391 1/5 RERS17pb113-PT-4-LTLFireability-07 5155 m, 71 m/sec, 5154 t fired, .
Time elapsed: 1722 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 85/489 1/32 RERS17pb113-PT-4-LTLFireability-05 3185 m, 27 m/sec, 3184 t fired, .
26 LTL EXCL 85/391 1/5 RERS17pb113-PT-4-LTLFireability-07 5500 m, 69 m/sec, 5499 t fired, .
Time elapsed: 1727 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 90/489 1/32 RERS17pb113-PT-4-LTLFireability-05 3271 m, 17 m/sec, 3270 t fired, .
26 LTL EXCL 90/391 1/5 RERS17pb113-PT-4-LTLFireability-07 5801 m, 60 m/sec, 5800 t fired, .
Time elapsed: 1732 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 95/489 1/32 RERS17pb113-PT-4-LTLFireability-05 3461 m, 38 m/sec, 3460 t fired, .
26 LTL EXCL 95/391 1/5 RERS17pb113-PT-4-LTLFireability-07 6144 m, 68 m/sec, 6143 t fired, .
Time elapsed: 1737 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 100/489 1/32 RERS17pb113-PT-4-LTLFireability-05 3661 m, 40 m/sec, 3660 t fired, .
26 LTL EXCL 100/391 1/5 RERS17pb113-PT-4-LTLFireability-07 6452 m, 61 m/sec, 6451 t fired, .
Time elapsed: 1742 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 105/489 1/32 RERS17pb113-PT-4-LTLFireability-05 3862 m, 40 m/sec, 3861 t fired, .
26 LTL EXCL 105/391 1/5 RERS17pb113-PT-4-LTLFireability-07 6790 m, 67 m/sec, 6789 t fired, .
Time elapsed: 1747 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 110/489 1/32 RERS17pb113-PT-4-LTLFireability-05 4065 m, 40 m/sec, 4064 t fired, .
26 LTL EXCL 110/391 1/5 RERS17pb113-PT-4-LTLFireability-07 7108 m, 63 m/sec, 7107 t fired, .
Time elapsed: 1752 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 115/489 1/32 RERS17pb113-PT-4-LTLFireability-05 4226 m, 32 m/sec, 4225 t fired, .
26 LTL EXCL 115/391 1/5 RERS17pb113-PT-4-LTLFireability-07 7438 m, 66 m/sec, 7437 t fired, .
Time elapsed: 1757 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 120/489 1/32 RERS17pb113-PT-4-LTLFireability-05 4442 m, 43 m/sec, 4441 t fired, .
26 LTL EXCL 120/391 1/5 RERS17pb113-PT-4-LTLFireability-07 7739 m, 60 m/sec, 7738 t fired, .
Time elapsed: 1762 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 125/489 1/32 RERS17pb113-PT-4-LTLFireability-05 4582 m, 28 m/sec, 4581 t fired, .
26 LTL EXCL 125/391 1/5 RERS17pb113-PT-4-LTLFireability-07 8061 m, 64 m/sec, 8060 t fired, .
Time elapsed: 1767 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 130/489 1/32 RERS17pb113-PT-4-LTLFireability-05 4793 m, 42 m/sec, 4792 t fired, .
26 LTL EXCL 130/391 1/5 RERS17pb113-PT-4-LTLFireability-07 8317 m, 51 m/sec, 8316 t fired, .
Time elapsed: 1772 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 135/489 1/32 RERS17pb113-PT-4-LTLFireability-05 4986 m, 38 m/sec, 4985 t fired, .
26 LTL EXCL 135/391 1/5 RERS17pb113-PT-4-LTLFireability-07 8701 m, 76 m/sec, 8700 t fired, .
Time elapsed: 1777 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 140/489 1/32 RERS17pb113-PT-4-LTLFireability-05 5146 m, 32 m/sec, 5145 t fired, .
26 LTL EXCL 140/391 1/5 RERS17pb113-PT-4-LTLFireability-07 8997 m, 59 m/sec, 8996 t fired, .
Time elapsed: 1782 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 145/489 1/32 RERS17pb113-PT-4-LTLFireability-05 5380 m, 46 m/sec, 5379 t fired, .
26 LTL EXCL 145/391 1/5 RERS17pb113-PT-4-LTLFireability-07 9360 m, 72 m/sec, 9359 t fired, .
Time elapsed: 1787 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 150/489 1/32 RERS17pb113-PT-4-LTLFireability-05 5592 m, 42 m/sec, 5591 t fired, .
26 LTL EXCL 150/391 1/5 RERS17pb113-PT-4-LTLFireability-07 9633 m, 54 m/sec, 9632 t fired, .
Time elapsed: 1792 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 155/489 1/32 RERS17pb113-PT-4-LTLFireability-05 5804 m, 42 m/sec, 5803 t fired, .
26 LTL EXCL 155/391 1/5 RERS17pb113-PT-4-LTLFireability-07 9978 m, 69 m/sec, 9977 t fired, .
Time elapsed: 1797 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 160/489 1/32 RERS17pb113-PT-4-LTLFireability-05 6037 m, 46 m/sec, 6036 t fired, .
26 LTL EXCL 160/391 1/5 RERS17pb113-PT-4-LTLFireability-07 10284 m, 61 m/sec, 10283 t fired, .
Time elapsed: 1802 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 165/489 1/32 RERS17pb113-PT-4-LTLFireability-05 6235 m, 39 m/sec, 6234 t fired, .
26 LTL EXCL 165/391 1/5 RERS17pb113-PT-4-LTLFireability-07 10631 m, 69 m/sec, 10630 t fired, .
Time elapsed: 1807 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 170/489 1/32 RERS17pb113-PT-4-LTLFireability-05 6462 m, 45 m/sec, 6461 t fired, .
26 LTL EXCL 170/391 1/5 RERS17pb113-PT-4-LTLFireability-07 10877 m, 49 m/sec, 10876 t fired, .
Time elapsed: 1812 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 175/489 1/32 RERS17pb113-PT-4-LTLFireability-05 6674 m, 42 m/sec, 6673 t fired, .
26 LTL EXCL 175/391 1/5 RERS17pb113-PT-4-LTLFireability-07 11120 m, 48 m/sec, 11119 t fired, .
Time elapsed: 1817 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 180/489 1/32 RERS17pb113-PT-4-LTLFireability-05 6824 m, 30 m/sec, 6823 t fired, .
26 LTL EXCL 180/391 1/5 RERS17pb113-PT-4-LTLFireability-07 11475 m, 71 m/sec, 11474 t fired, .
Time elapsed: 1822 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 185/489 1/32 RERS17pb113-PT-4-LTLFireability-05 7004 m, 36 m/sec, 7003 t fired, .
26 LTL EXCL 185/391 1/5 RERS17pb113-PT-4-LTLFireability-07 11761 m, 57 m/sec, 11760 t fired, .
Time elapsed: 1827 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 190/489 1/32 RERS17pb113-PT-4-LTLFireability-05 7189 m, 37 m/sec, 7188 t fired, .
26 LTL EXCL 190/391 1/5 RERS17pb113-PT-4-LTLFireability-07 12067 m, 61 m/sec, 12066 t fired, .
Time elapsed: 1832 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 195/489 1/32 RERS17pb113-PT-4-LTLFireability-05 7398 m, 41 m/sec, 7397 t fired, .
26 LTL EXCL 195/391 1/5 RERS17pb113-PT-4-LTLFireability-07 12414 m, 69 m/sec, 12413 t fired, .
Time elapsed: 1837 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 200/489 1/32 RERS17pb113-PT-4-LTLFireability-05 7601 m, 40 m/sec, 7600 t fired, .
26 LTL EXCL 200/391 1/5 RERS17pb113-PT-4-LTLFireability-07 12778 m, 72 m/sec, 12777 t fired, .
Time elapsed: 1842 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 205/489 1/32 RERS17pb113-PT-4-LTLFireability-05 7782 m, 36 m/sec, 7781 t fired, .
26 LTL EXCL 205/391 1/5 RERS17pb113-PT-4-LTLFireability-07 13136 m, 71 m/sec, 13135 t fired, .
Time elapsed: 1847 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 210/489 1/32 RERS17pb113-PT-4-LTLFireability-05 8013 m, 46 m/sec, 8012 t fired, .
26 LTL EXCL 210/391 1/5 RERS17pb113-PT-4-LTLFireability-07 13438 m, 60 m/sec, 13437 t fired, .
Time elapsed: 1852 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 215/489 1/32 RERS17pb113-PT-4-LTLFireability-05 8229 m, 43 m/sec, 8228 t fired, .
26 LTL EXCL 215/391 1/5 RERS17pb113-PT-4-LTLFireability-07 13793 m, 71 m/sec, 13792 t fired, .
Time elapsed: 1857 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 220/489 1/32 RERS17pb113-PT-4-LTLFireability-05 8337 m, 21 m/sec, 8336 t fired, .
26 LTL EXCL 220/391 1/5 RERS17pb113-PT-4-LTLFireability-07 14176 m, 76 m/sec, 14175 t fired, .
Time elapsed: 1862 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 225/489 1/32 RERS17pb113-PT-4-LTLFireability-05 8567 m, 46 m/sec, 8566 t fired, .
26 LTL EXCL 225/391 1/5 RERS17pb113-PT-4-LTLFireability-07 14548 m, 74 m/sec, 14547 t fired, .
Time elapsed: 1867 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 230/489 1/32 RERS17pb113-PT-4-LTLFireability-05 8711 m, 28 m/sec, 8710 t fired, .
26 LTL EXCL 230/391 1/5 RERS17pb113-PT-4-LTLFireability-07 14882 m, 66 m/sec, 14881 t fired, .
Time elapsed: 1872 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 235/489 1/32 RERS17pb113-PT-4-LTLFireability-05 8852 m, 28 m/sec, 8851 t fired, .
26 LTL EXCL 235/391 1/5 RERS17pb113-PT-4-LTLFireability-07 15162 m, 56 m/sec, 15161 t fired, .
Time elapsed: 1877 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 240/489 1/32 RERS17pb113-PT-4-LTLFireability-05 9022 m, 34 m/sec, 9021 t fired, .
26 LTL EXCL 240/391 1/5 RERS17pb113-PT-4-LTLFireability-07 15486 m, 64 m/sec, 15485 t fired, .
Time elapsed: 1882 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 245/489 1/32 RERS17pb113-PT-4-LTLFireability-05 9228 m, 41 m/sec, 9227 t fired, .
26 LTL EXCL 245/391 1/5 RERS17pb113-PT-4-LTLFireability-07 15722 m, 47 m/sec, 15721 t fired, .
Time elapsed: 1887 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 250/489 1/32 RERS17pb113-PT-4-LTLFireability-05 9411 m, 36 m/sec, 9410 t fired, .
26 LTL EXCL 250/391 1/5 RERS17pb113-PT-4-LTLFireability-07 16058 m, 67 m/sec, 16057 t fired, .
Time elapsed: 1892 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 255/489 1/32 RERS17pb113-PT-4-LTLFireability-05 9590 m, 35 m/sec, 9589 t fired, .
26 LTL EXCL 255/391 1/5 RERS17pb113-PT-4-LTLFireability-07 16350 m, 58 m/sec, 16349 t fired, .
Time elapsed: 1897 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 260/489 1/32 RERS17pb113-PT-4-LTLFireability-05 9795 m, 41 m/sec, 9794 t fired, .
26 LTL EXCL 260/391 1/5 RERS17pb113-PT-4-LTLFireability-07 16665 m, 63 m/sec, 16664 t fired, .
Time elapsed: 1902 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 265/489 1/32 RERS17pb113-PT-4-LTLFireability-05 9950 m, 31 m/sec, 9949 t fired, .
26 LTL EXCL 265/391 1/5 RERS17pb113-PT-4-LTLFireability-07 16998 m, 66 m/sec, 16997 t fired, .
Time elapsed: 1907 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 270/489 1/32 RERS17pb113-PT-4-LTLFireability-05 10181 m, 46 m/sec, 10180 t fired, .
26 LTL EXCL 270/391 1/5 RERS17pb113-PT-4-LTLFireability-07 17300 m, 60 m/sec, 17299 t fired, .
Time elapsed: 1912 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 275/489 1/32 RERS17pb113-PT-4-LTLFireability-05 10335 m, 30 m/sec, 10334 t fired, .
26 LTL EXCL 275/391 1/5 RERS17pb113-PT-4-LTLFireability-07 17657 m, 71 m/sec, 17656 t fired, .
Time elapsed: 1917 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 280/489 1/32 RERS17pb113-PT-4-LTLFireability-05 10473 m, 27 m/sec, 10472 t fired, .
26 LTL EXCL 280/391 1/5 RERS17pb113-PT-4-LTLFireability-07 17969 m, 62 m/sec, 17968 t fired, .
Time elapsed: 1922 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 285/489 1/32 RERS17pb113-PT-4-LTLFireability-05 10680 m, 41 m/sec, 10679 t fired, .
26 LTL EXCL 285/391 1/5 RERS17pb113-PT-4-LTLFireability-07 18312 m, 68 m/sec, 18311 t fired, .
Time elapsed: 1927 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 290/489 1/32 RERS17pb113-PT-4-LTLFireability-05 10811 m, 26 m/sec, 10810 t fired, .
26 LTL EXCL 290/391 1/5 RERS17pb113-PT-4-LTLFireability-07 18663 m, 70 m/sec, 18662 t fired, .
Time elapsed: 1932 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 295/489 1/32 RERS17pb113-PT-4-LTLFireability-05 10977 m, 33 m/sec, 10976 t fired, .
26 LTL EXCL 295/391 1/5 RERS17pb113-PT-4-LTLFireability-07 18907 m, 48 m/sec, 18906 t fired, .
Time elapsed: 1937 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 300/489 1/32 RERS17pb113-PT-4-LTLFireability-05 11153 m, 35 m/sec, 11152 t fired, .
26 LTL EXCL 300/391 1/5 RERS17pb113-PT-4-LTLFireability-07 19200 m, 58 m/sec, 19199 t fired, .
Time elapsed: 1942 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 305/489 1/32 RERS17pb113-PT-4-LTLFireability-05 11388 m, 47 m/sec, 11387 t fired, .
26 LTL EXCL 305/391 1/5 RERS17pb113-PT-4-LTLFireability-07 19481 m, 56 m/sec, 19480 t fired, .
Time elapsed: 1947 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 310/489 1/32 RERS17pb113-PT-4-LTLFireability-05 11658 m, 54 m/sec, 11657 t fired, .
26 LTL EXCL 310/391 1/5 RERS17pb113-PT-4-LTLFireability-07 19726 m, 49 m/sec, 19725 t fired, .
Time elapsed: 1952 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 315/489 1/32 RERS17pb113-PT-4-LTLFireability-05 11819 m, 32 m/sec, 11818 t fired, .
26 LTL EXCL 315/391 1/5 RERS17pb113-PT-4-LTLFireability-07 20043 m, 63 m/sec, 20042 t fired, .
Time elapsed: 1957 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 320/489 1/32 RERS17pb113-PT-4-LTLFireability-05 12006 m, 37 m/sec, 12005 t fired, .
26 LTL EXCL 320/391 1/5 RERS17pb113-PT-4-LTLFireability-07 20392 m, 69 m/sec, 20391 t fired, .
Time elapsed: 1962 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 325/489 1/32 RERS17pb113-PT-4-LTLFireability-05 12162 m, 31 m/sec, 12161 t fired, .
26 LTL EXCL 325/391 1/5 RERS17pb113-PT-4-LTLFireability-07 20750 m, 71 m/sec, 20749 t fired, .
Time elapsed: 1967 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 330/489 1/32 RERS17pb113-PT-4-LTLFireability-05 12359 m, 39 m/sec, 12358 t fired, .
26 LTL EXCL 330/391 1/5 RERS17pb113-PT-4-LTLFireability-07 21088 m, 67 m/sec, 21087 t fired, .
Time elapsed: 1972 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 335/489 1/32 RERS17pb113-PT-4-LTLFireability-05 12558 m, 39 m/sec, 12557 t fired, .
26 LTL EXCL 335/391 1/5 RERS17pb113-PT-4-LTLFireability-07 21422 m, 66 m/sec, 21421 t fired, .
Time elapsed: 1977 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 340/489 1/32 RERS17pb113-PT-4-LTLFireability-05 12691 m, 26 m/sec, 12690 t fired, .
26 LTL EXCL 340/391 1/5 RERS17pb113-PT-4-LTLFireability-07 21736 m, 62 m/sec, 21735 t fired, .
Time elapsed: 1982 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 345/489 1/32 RERS17pb113-PT-4-LTLFireability-05 12860 m, 33 m/sec, 12859 t fired, .
26 LTL EXCL 345/391 1/5 RERS17pb113-PT-4-LTLFireability-07 22042 m, 61 m/sec, 22041 t fired, .
Time elapsed: 1987 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 350/489 1/32 RERS17pb113-PT-4-LTLFireability-05 13027 m, 33 m/sec, 13026 t fired, .
26 LTL EXCL 350/391 1/5 RERS17pb113-PT-4-LTLFireability-07 22339 m, 59 m/sec, 22338 t fired, .
Time elapsed: 1992 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 355/489 1/32 RERS17pb113-PT-4-LTLFireability-05 13175 m, 29 m/sec, 13174 t fired, .
26 LTL EXCL 355/391 1/5 RERS17pb113-PT-4-LTLFireability-07 22668 m, 65 m/sec, 22667 t fired, .
Time elapsed: 1997 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 360/489 1/32 RERS17pb113-PT-4-LTLFireability-05 13389 m, 42 m/sec, 13388 t fired, .
26 LTL EXCL 360/391 1/5 RERS17pb113-PT-4-LTLFireability-07 22992 m, 64 m/sec, 22991 t fired, .
Time elapsed: 2002 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 365/489 1/32 RERS17pb113-PT-4-LTLFireability-05 13601 m, 42 m/sec, 13600 t fired, .
26 LTL EXCL 365/391 1/5 RERS17pb113-PT-4-LTLFireability-07 23360 m, 73 m/sec, 23359 t fired, .
Time elapsed: 2007 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 370/489 1/32 RERS17pb113-PT-4-LTLFireability-05 13793 m, 38 m/sec, 13792 t fired, .
26 LTL EXCL 370/391 1/5 RERS17pb113-PT-4-LTLFireability-07 23658 m, 59 m/sec, 23657 t fired, .
Time elapsed: 2012 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 375/489 1/32 RERS17pb113-PT-4-LTLFireability-05 14042 m, 49 m/sec, 14041 t fired, .
26 LTL EXCL 375/391 1/5 RERS17pb113-PT-4-LTLFireability-07 23980 m, 64 m/sec, 23979 t fired, .
Time elapsed: 2017 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 380/489 1/32 RERS17pb113-PT-4-LTLFireability-05 14342 m, 60 m/sec, 14341 t fired, .
26 LTL EXCL 380/391 1/5 RERS17pb113-PT-4-LTLFireability-07 24356 m, 75 m/sec, 24355 t fired, .
Time elapsed: 2022 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 385/489 1/32 RERS17pb113-PT-4-LTLFireability-05 14589 m, 49 m/sec, 14588 t fired, .
26 LTL EXCL 385/391 1/5 RERS17pb113-PT-4-LTLFireability-07 24714 m, 71 m/sec, 24713 t fired, .
Time elapsed: 2027 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 390/489 1/32 RERS17pb113-PT-4-LTLFireability-05 14792 m, 40 m/sec, 14791 t fired, .
26 LTL EXCL 390/391 1/5 RERS17pb113-PT-4-LTLFireability-07 25012 m, 59 m/sec, 25011 t fired, .
Time elapsed: 2032 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
lola: CANCELED task # 26 (type EXCL) for RERS17pb113-PT-4-LTLFireability-07 (local timeout)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 395/489 1/32 RERS17pb113-PT-4-LTLFireability-05 14994 m, 40 m/sec, 14993 t fired, .
Time elapsed: 2037 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
lola: LAUNCH task # 26 (type EXCL) for 25 RERS17pb113-PT-4-LTLFireability-07
lola: time limit : 1563 sec
lola: memory limit: 5 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 400/489 1/32 RERS17pb113-PT-4-LTLFireability-05 15212 m, 43 m/sec, 15211 t fired, .
26 LTL EXCL 5/1563 1/5 RERS17pb113-PT-4-LTLFireability-07 338 m, -4934 m/sec, 337 t fired, .
Time elapsed: 2042 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 405/489 1/32 RERS17pb113-PT-4-LTLFireability-05 15413 m, 40 m/sec, 15412 t fired, .
26 LTL EXCL 10/312 1/5 RERS17pb113-PT-4-LTLFireability-07 683 m, 69 m/sec, 682 t fired, .
Time elapsed: 2047 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 410/489 1/32 RERS17pb113-PT-4-LTLFireability-05 15626 m, 42 m/sec, 15625 t fired, .
26 LTL EXCL 15/312 1/5 RERS17pb113-PT-4-LTLFireability-07 981 m, 59 m/sec, 980 t fired, .
Time elapsed: 2052 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 415/489 1/32 RERS17pb113-PT-4-LTLFireability-05 15785 m, 31 m/sec, 15784 t fired, .
26 LTL EXCL 20/312 1/5 RERS17pb113-PT-4-LTLFireability-07 1304 m, 64 m/sec, 1303 t fired, .
Time elapsed: 2057 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 420/489 1/32 RERS17pb113-PT-4-LTLFireability-05 15968 m, 36 m/sec, 15967 t fired, .
26 LTL EXCL 25/312 1/5 RERS17pb113-PT-4-LTLFireability-07 1616 m, 62 m/sec, 1615 t fired, .
Time elapsed: 2062 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 425/489 1/32 RERS17pb113-PT-4-LTLFireability-05 16161 m, 38 m/sec, 16160 t fired, .
26 LTL EXCL 30/312 1/5 RERS17pb113-PT-4-LTLFireability-07 1956 m, 68 m/sec, 1955 t fired, .
Time elapsed: 2067 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 430/489 1/32 RERS17pb113-PT-4-LTLFireability-05 16387 m, 45 m/sec, 16386 t fired, .
26 LTL EXCL 35/312 1/5 RERS17pb113-PT-4-LTLFireability-07 2249 m, 58 m/sec, 2248 t fired, .
Time elapsed: 2072 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 435/489 1/32 RERS17pb113-PT-4-LTLFireability-05 16578 m, 38 m/sec, 16577 t fired, .
26 LTL EXCL 40/312 1/5 RERS17pb113-PT-4-LTLFireability-07 2591 m, 68 m/sec, 2590 t fired, .
Time elapsed: 2077 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 440/489 1/32 RERS17pb113-PT-4-LTLFireability-05 16771 m, 38 m/sec, 16770 t fired, .
26 LTL EXCL 45/312 1/5 RERS17pb113-PT-4-LTLFireability-07 2904 m, 62 m/sec, 2903 t fired, .
Time elapsed: 2082 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 445/489 1/32 RERS17pb113-PT-4-LTLFireability-05 16974 m, 40 m/sec, 16973 t fired, .
26 LTL EXCL 50/312 1/5 RERS17pb113-PT-4-LTLFireability-07 3180 m, 55 m/sec, 3179 t fired, .
Time elapsed: 2087 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 450/489 1/32 RERS17pb113-PT-4-LTLFireability-05 17193 m, 43 m/sec, 17192 t fired, .
26 LTL EXCL 55/312 1/5 RERS17pb113-PT-4-LTLFireability-07 3481 m, 60 m/sec, 3480 t fired, .
Time elapsed: 2092 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 455/489 1/32 RERS17pb113-PT-4-LTLFireability-05 17300 m, 21 m/sec, 17299 t fired, .
26 LTL EXCL 60/312 1/5 RERS17pb113-PT-4-LTLFireability-07 3769 m, 57 m/sec, 3768 t fired, .
Time elapsed: 2097 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 460/489 1/32 RERS17pb113-PT-4-LTLFireability-05 17505 m, 41 m/sec, 17504 t fired, .
26 LTL EXCL 65/312 1/5 RERS17pb113-PT-4-LTLFireability-07 4106 m, 67 m/sec, 4105 t fired, .
Time elapsed: 2102 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 465/489 1/32 RERS17pb113-PT-4-LTLFireability-05 17677 m, 34 m/sec, 17676 t fired, .
26 LTL EXCL 70/312 1/5 RERS17pb113-PT-4-LTLFireability-07 4409 m, 60 m/sec, 4408 t fired, .
Time elapsed: 2107 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 470/489 1/32 RERS17pb113-PT-4-LTLFireability-05 17855 m, 35 m/sec, 17854 t fired, .
26 LTL EXCL 75/312 1/5 RERS17pb113-PT-4-LTLFireability-07 4658 m, 49 m/sec, 4657 t fired, .
Time elapsed: 2112 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 475/489 1/32 RERS17pb113-PT-4-LTLFireability-05 18074 m, 43 m/sec, 18073 t fired, .
26 LTL EXCL 80/312 1/5 RERS17pb113-PT-4-LTLFireability-07 4987 m, 65 m/sec, 4986 t fired, .
Time elapsed: 2117 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 480/489 1/32 RERS17pb113-PT-4-LTLFireability-05 18285 m, 42 m/sec, 18284 t fired, .
26 LTL EXCL 85/312 1/5 RERS17pb113-PT-4-LTLFireability-07 5287 m, 60 m/sec, 5286 t fired, .
Time elapsed: 2122 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 485/489 1/32 RERS17pb113-PT-4-LTLFireability-05 18442 m, 31 m/sec, 18441 t fired, .
26 LTL EXCL 90/312 1/5 RERS17pb113-PT-4-LTLFireability-07 5596 m, 61 m/sec, 5595 t fired, .
Time elapsed: 2127 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
lola: CANCELED task # 20 (type EXCL) for RERS17pb113-PT-4-LTLFireability-05 (local timeout)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 LTL EXCL 95/312 1/5 RERS17pb113-PT-4-LTLFireability-07 5889 m, 58 m/sec, 5888 t fired, .
Time elapsed: 2132 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
lola: LAUNCH task # 20 (type EXCL) for 19 RERS17pb113-PT-4-LTLFireability-05
lola: time limit : 1468 sec
lola: memory limit: 5 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 5/1468 1/5 RERS17pb113-PT-4-LTLFireability-05 268 m, -3634 m/sec, 267 t fired, .
26 LTL EXCL 100/390 1/5 RERS17pb113-PT-4-LTLFireability-07 6173 m, 56 m/sec, 6172 t fired, .
Time elapsed: 2137 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 10/1468 1/5 RERS17pb113-PT-4-LTLFireability-05 452 m, 36 m/sec, 451 t fired, .
26 LTL EXCL 105/312 1/5 RERS17pb113-PT-4-LTLFireability-07 6428 m, 51 m/sec, 6427 t fired, .
Time elapsed: 2142 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 15/1468 1/5 RERS17pb113-PT-4-LTLFireability-05 659 m, 41 m/sec, 658 t fired, .
26 LTL EXCL 110/312 1/5 RERS17pb113-PT-4-LTLFireability-07 6708 m, 56 m/sec, 6707 t fired, .
Time elapsed: 2147 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 20/1468 1/5 RERS17pb113-PT-4-LTLFireability-05 910 m, 50 m/sec, 909 t fired, .
26 LTL EXCL 115/312 1/5 RERS17pb113-PT-4-LTLFireability-07 6967 m, 51 m/sec, 6966 t fired, .
Time elapsed: 2152 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 25/1468 1/5 RERS17pb113-PT-4-LTLFireability-05 1120 m, 42 m/sec, 1119 t fired, .
26 LTL EXCL 120/312 1/5 RERS17pb113-PT-4-LTLFireability-07 7273 m, 61 m/sec, 7272 t fired, .
Time elapsed: 2157 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 30/1468 1/5 RERS17pb113-PT-4-LTLFireability-05 1309 m, 37 m/sec, 1308 t fired, .
26 LTL EXCL 125/312 1/5 RERS17pb113-PT-4-LTLFireability-07 7511 m, 47 m/sec, 7510 t fired, .
Time elapsed: 2162 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 35/1468 1/5 RERS17pb113-PT-4-LTLFireability-05 1536 m, 45 m/sec, 1535 t fired, .
26 LTL EXCL 130/312 1/5 RERS17pb113-PT-4-LTLFireability-07 7786 m, 55 m/sec, 7785 t fired, .
Time elapsed: 2167 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 40/1468 1/5 RERS17pb113-PT-4-LTLFireability-05 1691 m, 31 m/sec, 1690 t fired, .
26 LTL EXCL 135/312 1/5 RERS17pb113-PT-4-LTLFireability-07 8046 m, 52 m/sec, 8045 t fired, .
Time elapsed: 2172 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 45/1468 1/5 RERS17pb113-PT-4-LTLFireability-05 1845 m, 30 m/sec, 1844 t fired, .
26 LTL EXCL 140/312 1/5 RERS17pb113-PT-4-LTLFireability-07 8241 m, 39 m/sec, 8240 t fired, .
Time elapsed: 2177 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 50/1468 1/5 RERS17pb113-PT-4-LTLFireability-05 1953 m, 21 m/sec, 1952 t fired, .
26 LTL EXCL 145/312 1/5 RERS17pb113-PT-4-LTLFireability-07 8542 m, 60 m/sec, 8541 t fired, .
Time elapsed: 2182 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 55/1468 1/5 RERS17pb113-PT-4-LTLFireability-05 2097 m, 28 m/sec, 2096 t fired, .
26 LTL EXCL 150/312 1/5 RERS17pb113-PT-4-LTLFireability-07 8807 m, 53 m/sec, 8806 t fired, .
Time elapsed: 2187 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 60/1468 1/5 RERS17pb113-PT-4-LTLFireability-05 2224 m, 25 m/sec, 2223 t fired, .
26 LTL EXCL 155/312 1/5 RERS17pb113-PT-4-LTLFireability-07 9095 m, 57 m/sec, 9094 t fired, .
Time elapsed: 2192 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 65/1468 1/5 RERS17pb113-PT-4-LTLFireability-05 2354 m, 26 m/sec, 2353 t fired, .
26 LTL EXCL 160/312 1/5 RERS17pb113-PT-4-LTLFireability-07 9389 m, 58 m/sec, 9388 t fired, .
Time elapsed: 2197 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 70/1468 1/5 RERS17pb113-PT-4-LTLFireability-05 2531 m, 35 m/sec, 2530 t fired, .
26 LTL EXCL 165/312 1/5 RERS17pb113-PT-4-LTLFireability-07 9629 m, 48 m/sec, 9628 t fired, .
Time elapsed: 2202 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 75/1468 1/5 RERS17pb113-PT-4-LTLFireability-05 2711 m, 36 m/sec, 2710 t fired, .
26 LTL EXCL 170/312 1/5 RERS17pb113-PT-4-LTLFireability-07 9935 m, 61 m/sec, 9934 t fired, .
Time elapsed: 2207 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 80/1468 1/5 RERS17pb113-PT-4-LTLFireability-05 2826 m, 23 m/sec, 2825 t fired, .
26 LTL EXCL 175/312 1/5 RERS17pb113-PT-4-LTLFireability-07 10197 m, 52 m/sec, 10196 t fired, .
Time elapsed: 2212 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 85/1468 1/5 RERS17pb113-PT-4-LTLFireability-05 2953 m, 25 m/sec, 2952 t fired, .
26 LTL EXCL 180/312 1/5 RERS17pb113-PT-4-LTLFireability-07 10511 m, 62 m/sec, 10510 t fired, .
Time elapsed: 2217 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 90/1468 1/5 RERS17pb113-PT-4-LTLFireability-05 3113 m, 32 m/sec, 3112 t fired, .
26 LTL EXCL 185/312 1/5 RERS17pb113-PT-4-LTLFireability-07 10769 m, 51 m/sec, 10768 t fired, .
Time elapsed: 2222 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 95/1468 1/5 RERS17pb113-PT-4-LTLFireability-05 3190 m, 15 m/sec, 3189 t fired, .
26 LTL EXCL 190/312 1/5 RERS17pb113-PT-4-LTLFireability-07 10975 m, 41 m/sec, 10974 t fired, .
Time elapsed: 2227 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 100/1468 1/5 RERS17pb113-PT-4-LTLFireability-05 3259 m, 13 m/sec, 3258 t fired, .
26 LTL EXCL 195/312 1/5 RERS17pb113-PT-4-LTLFireability-07 11162 m, 37 m/sec, 11161 t fired, .
Time elapsed: 2232 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 105/1468 1/5 RERS17pb113-PT-4-LTLFireability-05 3426 m, 33 m/sec, 3425 t fired, .
26 LTL EXCL 200/312 1/5 RERS17pb113-PT-4-LTLFireability-07 11456 m, 58 m/sec, 11455 t fired, .
Time elapsed: 2237 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 110/1468 1/5 RERS17pb113-PT-4-LTLFireability-05 3546 m, 24 m/sec, 3545 t fired, .
26 LTL EXCL 205/312 1/5 RERS17pb113-PT-4-LTLFireability-07 11741 m, 57 m/sec, 11740 t fired, .
Time elapsed: 2242 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 115/1468 1/5 RERS17pb113-PT-4-LTLFireability-05 3763 m, 43 m/sec, 3762 t fired, .
26 LTL EXCL 210/312 1/5 RERS17pb113-PT-4-LTLFireability-07 11971 m, 46 m/sec, 11970 t fired, .
Time elapsed: 2247 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 120/1468 1/5 RERS17pb113-PT-4-LTLFireability-05 3928 m, 33 m/sec, 3927 t fired, .
26 LTL EXCL 215/312 1/5 RERS17pb113-PT-4-LTLFireability-07 12254 m, 56 m/sec, 12253 t fired, .
Time elapsed: 2252 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 125/1468 1/5 RERS17pb113-PT-4-LTLFireability-05 4080 m, 30 m/sec, 4079 t fired, .
26 LTL EXCL 220/312 1/5 RERS17pb113-PT-4-LTLFireability-07 12495 m, 48 m/sec, 12494 t fired, .
Time elapsed: 2257 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 130/1468 1/5 RERS17pb113-PT-4-LTLFireability-05 4233 m, 30 m/sec, 4232 t fired, .
26 LTL EXCL 225/312 1/5 RERS17pb113-PT-4-LTLFireability-07 12824 m, 65 m/sec, 12823 t fired, .
Time elapsed: 2262 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 135/1468 1/5 RERS17pb113-PT-4-LTLFireability-05 4421 m, 37 m/sec, 4420 t fired, .
26 LTL EXCL 230/312 1/5 RERS17pb113-PT-4-LTLFireability-07 13133 m, 61 m/sec, 13132 t fired, .
Time elapsed: 2267 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 140/1468 1/5 RERS17pb113-PT-4-LTLFireability-05 4577 m, 31 m/sec, 4576 t fired, .
26 LTL EXCL 235/312 1/5 RERS17pb113-PT-4-LTLFireability-07 13388 m, 51 m/sec, 13387 t fired, .
Time elapsed: 2272 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 145/1468 1/5 RERS17pb113-PT-4-LTLFireability-05 4743 m, 33 m/sec, 4742 t fired, .
26 LTL EXCL 240/312 1/5 RERS17pb113-PT-4-LTLFireability-07 13686 m, 59 m/sec, 13685 t fired, .
Time elapsed: 2277 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 150/1468 1/5 RERS17pb113-PT-4-LTLFireability-05 4930 m, 37 m/sec, 4929 t fired, .
26 LTL EXCL 245/312 1/5 RERS17pb113-PT-4-LTLFireability-07 14042 m, 71 m/sec, 14041 t fired, .
Time elapsed: 2282 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 155/1468 1/5 RERS17pb113-PT-4-LTLFireability-05 5066 m, 27 m/sec, 5065 t fired, .
26 LTL EXCL 250/312 1/5 RERS17pb113-PT-4-LTLFireability-07 14367 m, 65 m/sec, 14366 t fired, .
Time elapsed: 2287 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 160/1468 1/5 RERS17pb113-PT-4-LTLFireability-05 5314 m, 49 m/sec, 5313 t fired, .
26 LTL EXCL 255/312 1/5 RERS17pb113-PT-4-LTLFireability-07 14704 m, 67 m/sec, 14703 t fired, .
Time elapsed: 2292 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 165/1468 1/5 RERS17pb113-PT-4-LTLFireability-05 5488 m, 34 m/sec, 5487 t fired, .
26 LTL EXCL 260/312 1/5 RERS17pb113-PT-4-LTLFireability-07 15018 m, 62 m/sec, 15017 t fired, .
Time elapsed: 2297 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 170/1468 1/5 RERS17pb113-PT-4-LTLFireability-05 5626 m, 27 m/sec, 5625 t fired, .
26 LTL EXCL 265/312 1/5 RERS17pb113-PT-4-LTLFireability-07 15159 m, 28 m/sec, 15158 t fired, .
Time elapsed: 2302 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 175/1468 1/5 RERS17pb113-PT-4-LTLFireability-05 5740 m, 22 m/sec, 5739 t fired, .
26 LTL EXCL 270/312 1/5 RERS17pb113-PT-4-LTLFireability-07 15327 m, 33 m/sec, 15326 t fired, .
Time elapsed: 2307 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 180/1468 1/5 RERS17pb113-PT-4-LTLFireability-05 5837 m, 19 m/sec, 5836 t fired, .
26 LTL EXCL 275/312 1/5 RERS17pb113-PT-4-LTLFireability-07 15491 m, 32 m/sec, 15490 t fired, .
Time elapsed: 2312 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 185/1468 1/5 RERS17pb113-PT-4-LTLFireability-05 5956 m, 23 m/sec, 5955 t fired, .
26 LTL EXCL 280/312 1/5 RERS17pb113-PT-4-LTLFireability-07 15629 m, 27 m/sec, 15628 t fired, .
Time elapsed: 2317 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 190/1468 1/5 RERS17pb113-PT-4-LTLFireability-05 6064 m, 21 m/sec, 6063 t fired, .
26 LTL EXCL 285/312 1/5 RERS17pb113-PT-4-LTLFireability-07 15722 m, 18 m/sec, 15721 t fired, .
Time elapsed: 2322 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 195/1468 1/5 RERS17pb113-PT-4-LTLFireability-05 6158 m, 18 m/sec, 6157 t fired, .
26 LTL EXCL 290/312 1/5 RERS17pb113-PT-4-LTLFireability-07 15869 m, 29 m/sec, 15868 t fired, .
Time elapsed: 2327 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 200/1468 1/5 RERS17pb113-PT-4-LTLFireability-05 6246 m, 17 m/sec, 6245 t fired, .
26 LTL EXCL 295/312 1/5 RERS17pb113-PT-4-LTLFireability-07 16038 m, 33 m/sec, 16037 t fired, .
Time elapsed: 2332 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 205/1468 1/5 RERS17pb113-PT-4-LTLFireability-05 6369 m, 24 m/sec, 6368 t fired, .
26 LTL EXCL 300/312 1/5 RERS17pb113-PT-4-LTLFireability-07 16177 m, 27 m/sec, 16176 t fired, .
Time elapsed: 2337 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 210/1468 1/5 RERS17pb113-PT-4-LTLFireability-05 6448 m, 15 m/sec, 6447 t fired, .
26 LTL EXCL 305/312 1/5 RERS17pb113-PT-4-LTLFireability-07 16331 m, 30 m/sec, 16330 t fired, .
Time elapsed: 2342 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 215/1468 1/5 RERS17pb113-PT-4-LTLFireability-05 6568 m, 24 m/sec, 6567 t fired, .
26 LTL EXCL 310/312 1/5 RERS17pb113-PT-4-LTLFireability-07 16488 m, 31 m/sec, 16487 t fired, .
Time elapsed: 2347 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
lola: CANCELED task # 26 (type EXCL) for RERS17pb113-PT-4-LTLFireability-07 (local timeout)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 220/1468 1/5 RERS17pb113-PT-4-LTLFireability-05 6663 m, 19 m/sec, 6662 t fired, .
Time elapsed: 2352 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
lola: LAUNCH task # 26 (type EXCL) for 25 RERS17pb113-PT-4-LTLFireability-07
lola: time limit : 1248 sec
lola: memory limit: 5 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 225/367 1/5 RERS17pb113-PT-4-LTLFireability-05 6701 m, 7 m/sec, 6700 t fired, .
26 LTL EXCL 5/1248 1/5 RERS17pb113-PT-4-LTLFireability-07 32 m, -3291 m/sec, 31 t fired, .
Time elapsed: 2357 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 230/367 1/5 RERS17pb113-PT-4-LTLFireability-05 6763 m, 12 m/sec, 6762 t fired, .
26 LTL EXCL 10/249 1/5 RERS17pb113-PT-4-LTLFireability-07 151 m, 23 m/sec, 150 t fired, .
Time elapsed: 2362 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 235/367 1/5 RERS17pb113-PT-4-LTLFireability-05 6811 m, 9 m/sec, 6810 t fired, .
26 LTL EXCL 15/249 1/5 RERS17pb113-PT-4-LTLFireability-07 281 m, 26 m/sec, 280 t fired, .
Time elapsed: 2367 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 240/367 1/5 RERS17pb113-PT-4-LTLFireability-05 6888 m, 15 m/sec, 6887 t fired, .
26 LTL EXCL 20/249 1/5 RERS17pb113-PT-4-LTLFireability-07 425 m, 28 m/sec, 424 t fired, .
Time elapsed: 2372 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 245/367 1/5 RERS17pb113-PT-4-LTLFireability-05 6958 m, 14 m/sec, 6957 t fired, .
26 LTL EXCL 25/249 1/5 RERS17pb113-PT-4-LTLFireability-07 569 m, 28 m/sec, 568 t fired, .
Time elapsed: 2377 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 250/367 1/5 RERS17pb113-PT-4-LTLFireability-05 6998 m, 8 m/sec, 6997 t fired, .
26 LTL EXCL 30/249 1/5 RERS17pb113-PT-4-LTLFireability-07 722 m, 30 m/sec, 721 t fired, .
Time elapsed: 2382 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 255/367 1/5 RERS17pb113-PT-4-LTLFireability-05 7060 m, 12 m/sec, 7059 t fired, .
26 LTL EXCL 35/249 1/5 RERS17pb113-PT-4-LTLFireability-07 884 m, 32 m/sec, 883 t fired, .
Time elapsed: 2387 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 260/367 1/5 RERS17pb113-PT-4-LTLFireability-05 7201 m, 28 m/sec, 7200 t fired, .
26 LTL EXCL 40/249 1/5 RERS17pb113-PT-4-LTLFireability-07 1087 m, 40 m/sec, 1086 t fired, .
Time elapsed: 2392 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 265/367 1/5 RERS17pb113-PT-4-LTLFireability-05 7293 m, 18 m/sec, 7292 t fired, .
26 LTL EXCL 45/249 1/5 RERS17pb113-PT-4-LTLFireability-07 1353 m, 53 m/sec, 1352 t fired, .
Time elapsed: 2397 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 270/367 1/5 RERS17pb113-PT-4-LTLFireability-05 7480 m, 37 m/sec, 7479 t fired, .
26 LTL EXCL 50/249 1/5 RERS17pb113-PT-4-LTLFireability-07 1640 m, 57 m/sec, 1639 t fired, .
Time elapsed: 2402 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 275/367 1/5 RERS17pb113-PT-4-LTLFireability-05 7611 m, 26 m/sec, 7610 t fired, .
26 LTL EXCL 55/249 1/5 RERS17pb113-PT-4-LTLFireability-07 1937 m, 59 m/sec, 1936 t fired, .
Time elapsed: 2407 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 280/367 1/5 RERS17pb113-PT-4-LTLFireability-05 7737 m, 25 m/sec, 7736 t fired, .
26 LTL EXCL 60/249 1/5 RERS17pb113-PT-4-LTLFireability-07 2166 m, 45 m/sec, 2165 t fired, .
Time elapsed: 2412 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 285/367 1/5 RERS17pb113-PT-4-LTLFireability-05 7908 m, 34 m/sec, 7907 t fired, .
26 LTL EXCL 65/249 1/5 RERS17pb113-PT-4-LTLFireability-07 2456 m, 58 m/sec, 2455 t fired, .
Time elapsed: 2417 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 290/367 1/5 RERS17pb113-PT-4-LTLFireability-05 8028 m, 24 m/sec, 8027 t fired, .
26 LTL EXCL 70/249 1/5 RERS17pb113-PT-4-LTLFireability-07 2725 m, 53 m/sec, 2724 t fired, .
Time elapsed: 2422 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 295/367 1/5 RERS17pb113-PT-4-LTLFireability-05 8143 m, 23 m/sec, 8142 t fired, .
26 LTL EXCL 75/249 1/5 RERS17pb113-PT-4-LTLFireability-07 2912 m, 37 m/sec, 2911 t fired, .
Time elapsed: 2427 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 300/367 1/5 RERS17pb113-PT-4-LTLFireability-05 8243 m, 20 m/sec, 8242 t fired, .
26 LTL EXCL 80/249 1/5 RERS17pb113-PT-4-LTLFireability-07 3115 m, 40 m/sec, 3114 t fired, .
Time elapsed: 2432 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 305/367 1/5 RERS17pb113-PT-4-LTLFireability-05 8285 m, 8 m/sec, 8284 t fired, .
26 LTL EXCL 85/249 1/5 RERS17pb113-PT-4-LTLFireability-07 3262 m, 29 m/sec, 3261 t fired, .
Time elapsed: 2437 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 310/367 1/5 RERS17pb113-PT-4-LTLFireability-05 8337 m, 10 m/sec, 8336 t fired, .
26 LTL EXCL 90/249 1/5 RERS17pb113-PT-4-LTLFireability-07 3418 m, 31 m/sec, 3417 t fired, .
Time elapsed: 2442 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 315/367 1/5 RERS17pb113-PT-4-LTLFireability-05 8452 m, 23 m/sec, 8451 t fired, .
26 LTL EXCL 95/249 1/5 RERS17pb113-PT-4-LTLFireability-07 3614 m, 39 m/sec, 3613 t fired, .
Time elapsed: 2447 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 320/367 1/5 RERS17pb113-PT-4-LTLFireability-05 8564 m, 22 m/sec, 8563 t fired, .
26 LTL EXCL 100/249 1/5 RERS17pb113-PT-4-LTLFireability-07 3838 m, 44 m/sec, 3837 t fired, .
Time elapsed: 2452 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 325/367 1/5 RERS17pb113-PT-4-LTLFireability-05 8659 m, 19 m/sec, 8658 t fired, .
26 LTL EXCL 105/249 1/5 RERS17pb113-PT-4-LTLFireability-07 4036 m, 39 m/sec, 4035 t fired, .
Time elapsed: 2457 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 330/367 1/5 RERS17pb113-PT-4-LTLFireability-05 8723 m, 12 m/sec, 8722 t fired, .
26 LTL EXCL 110/249 1/5 RERS17pb113-PT-4-LTLFireability-07 4228 m, 38 m/sec, 4227 t fired, .
Time elapsed: 2462 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 335/367 1/5 RERS17pb113-PT-4-LTLFireability-05 8771 m, 9 m/sec, 8770 t fired, .
26 LTL EXCL 115/249 1/5 RERS17pb113-PT-4-LTLFireability-07 4390 m, 32 m/sec, 4389 t fired, .
Time elapsed: 2467 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 340/367 1/5 RERS17pb113-PT-4-LTLFireability-05 8863 m, 18 m/sec, 8862 t fired, .
26 LTL EXCL 120/249 1/5 RERS17pb113-PT-4-LTLFireability-07 4564 m, 34 m/sec, 4563 t fired, .
Time elapsed: 2472 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 345/367 1/5 RERS17pb113-PT-4-LTLFireability-05 8953 m, 18 m/sec, 8952 t fired, .
26 LTL EXCL 125/249 1/5 RERS17pb113-PT-4-LTLFireability-07 4724 m, 32 m/sec, 4723 t fired, .
Time elapsed: 2477 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 350/367 1/5 RERS17pb113-PT-4-LTLFireability-05 9151 m, 39 m/sec, 9150 t fired, .
26 LTL EXCL 130/249 1/5 RERS17pb113-PT-4-LTLFireability-07 4986 m, 52 m/sec, 4985 t fired, .
Time elapsed: 2482 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 355/367 1/5 RERS17pb113-PT-4-LTLFireability-05 9270 m, 23 m/sec, 9269 t fired, .
26 LTL EXCL 135/249 1/5 RERS17pb113-PT-4-LTLFireability-07 5245 m, 51 m/sec, 5244 t fired, .
Time elapsed: 2487 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 360/367 1/5 RERS17pb113-PT-4-LTLFireability-05 9437 m, 33 m/sec, 9436 t fired, .
26 LTL EXCL 140/249 1/5 RERS17pb113-PT-4-LTLFireability-07 5494 m, 49 m/sec, 5493 t fired, .
Time elapsed: 2492 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 365/367 1/5 RERS17pb113-PT-4-LTLFireability-05 9562 m, 25 m/sec, 9561 t fired, .
26 LTL EXCL 145/249 1/5 RERS17pb113-PT-4-LTLFireability-07 5710 m, 43 m/sec, 5709 t fired, .
Time elapsed: 2497 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
lola: CANCELED task # 20 (type EXCL) for RERS17pb113-PT-4-LTLFireability-05 (local timeout)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 LTL EXCL 150/249 1/5 RERS17pb113-PT-4-LTLFireability-07 5952 m, 48 m/sec, 5951 t fired, .
Time elapsed: 2502 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
lola: LAUNCH task # 20 (type EXCL) for 19 RERS17pb113-PT-4-LTLFireability-05
lola: time limit : 1098 sec
lola: memory limit: 5 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 5/1098 1/5 RERS17pb113-PT-4-LTLFireability-05 210 m, -1870 m/sec, 209 t fired, .
26 LTL EXCL 155/312 1/5 RERS17pb113-PT-4-LTLFireability-07 6133 m, 36 m/sec, 6132 t fired, .
Time elapsed: 2507 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 10/1098 1/5 RERS17pb113-PT-4-LTLFireability-05 331 m, 24 m/sec, 330 t fired, .
26 LTL EXCL 160/249 1/5 RERS17pb113-PT-4-LTLFireability-07 6311 m, 35 m/sec, 6310 t fired, .
Time elapsed: 2512 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 15/1098 1/5 RERS17pb113-PT-4-LTLFireability-05 448 m, 23 m/sec, 447 t fired, .
26 LTL EXCL 165/249 1/5 RERS17pb113-PT-4-LTLFireability-07 6529 m, 43 m/sec, 6528 t fired, .
Time elapsed: 2517 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 20/1098 1/5 RERS17pb113-PT-4-LTLFireability-05 608 m, 32 m/sec, 607 t fired, .
26 LTL EXCL 170/249 1/5 RERS17pb113-PT-4-LTLFireability-07 6693 m, 32 m/sec, 6692 t fired, .
Time elapsed: 2522 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 25/1098 1/5 RERS17pb113-PT-4-LTLFireability-05 766 m, 31 m/sec, 765 t fired, .
26 LTL EXCL 175/249 1/5 RERS17pb113-PT-4-LTLFireability-07 6866 m, 34 m/sec, 6865 t fired, .
Time elapsed: 2527 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 30/1098 1/5 RERS17pb113-PT-4-LTLFireability-05 914 m, 29 m/sec, 913 t fired, .
26 LTL EXCL 180/249 1/5 RERS17pb113-PT-4-LTLFireability-07 7080 m, 42 m/sec, 7079 t fired, .
Time elapsed: 2532 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 35/1098 1/5 RERS17pb113-PT-4-LTLFireability-05 985 m, 14 m/sec, 984 t fired, .
26 LTL EXCL 185/249 1/5 RERS17pb113-PT-4-LTLFireability-07 7285 m, 41 m/sec, 7284 t fired, .
Time elapsed: 2537 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 40/1098 1/5 RERS17pb113-PT-4-LTLFireability-05 1093 m, 21 m/sec, 1092 t fired, .
26 LTL EXCL 190/249 1/5 RERS17pb113-PT-4-LTLFireability-07 7439 m, 30 m/sec, 7438 t fired, .
Time elapsed: 2542 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 45/1098 1/5 RERS17pb113-PT-4-LTLFireability-05 1219 m, 25 m/sec, 1218 t fired, .
26 LTL EXCL 195/249 1/5 RERS17pb113-PT-4-LTLFireability-07 7548 m, 21 m/sec, 7547 t fired, .
Time elapsed: 2547 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 50/1098 1/5 RERS17pb113-PT-4-LTLFireability-05 1358 m, 27 m/sec, 1357 t fired, .
26 LTL EXCL 200/249 1/5 RERS17pb113-PT-4-LTLFireability-07 7785 m, 47 m/sec, 7784 t fired, .
Time elapsed: 2552 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 55/1098 1/5 RERS17pb113-PT-4-LTLFireability-05 1488 m, 26 m/sec, 1487 t fired, .
26 LTL EXCL 205/249 1/5 RERS17pb113-PT-4-LTLFireability-07 8004 m, 43 m/sec, 8004 t fired, .
Time elapsed: 2557 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 60/1098 1/5 RERS17pb113-PT-4-LTLFireability-05 1596 m, 21 m/sec, 1595 t fired, .
26 LTL EXCL 210/249 1/5 RERS17pb113-PT-4-LTLFireability-07 8175 m, 34 m/sec, 8174 t fired, .
Time elapsed: 2562 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 65/1098 1/5 RERS17pb113-PT-4-LTLFireability-05 1707 m, 22 m/sec, 1706 t fired, .
26 LTL EXCL 215/249 1/5 RERS17pb113-PT-4-LTLFireability-07 8322 m, 29 m/sec, 8321 t fired, .
Time elapsed: 2567 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 70/1098 1/5 RERS17pb113-PT-4-LTLFireability-05 1834 m, 25 m/sec, 1833 t fired, .
26 LTL EXCL 220/249 1/5 RERS17pb113-PT-4-LTLFireability-07 8556 m, 46 m/sec, 8555 t fired, .
Time elapsed: 2572 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 75/1098 1/5 RERS17pb113-PT-4-LTLFireability-05 1912 m, 15 m/sec, 1911 t fired, .
26 LTL EXCL 225/249 1/5 RERS17pb113-PT-4-LTLFireability-07 8738 m, 36 m/sec, 8737 t fired, .
Time elapsed: 2577 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 80/1098 1/5 RERS17pb113-PT-4-LTLFireability-05 1986 m, 14 m/sec, 1985 t fired, .
26 LTL EXCL 230/249 1/5 RERS17pb113-PT-4-LTLFireability-07 8941 m, 40 m/sec, 8940 t fired, .
Time elapsed: 2582 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 85/1098 1/5 RERS17pb113-PT-4-LTLFireability-05 2091 m, 21 m/sec, 2090 t fired, .
26 LTL EXCL 235/249 1/5 RERS17pb113-PT-4-LTLFireability-07 9174 m, 46 m/sec, 9173 t fired, .
Time elapsed: 2587 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 90/1098 1/5 RERS17pb113-PT-4-LTLFireability-05 2162 m, 14 m/sec, 2161 t fired, .
26 LTL EXCL 240/249 1/5 RERS17pb113-PT-4-LTLFireability-07 9387 m, 42 m/sec, 9386 t fired, .
Time elapsed: 2592 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 95/1098 1/5 RERS17pb113-PT-4-LTLFireability-05 2250 m, 17 m/sec, 2249 t fired, .
26 LTL EXCL 245/249 1/5 RERS17pb113-PT-4-LTLFireability-07 9540 m, 30 m/sec, 9539 t fired, .
Time elapsed: 2597 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
lola: CANCELED task # 26 (type EXCL) for RERS17pb113-PT-4-LTLFireability-07 (local timeout)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 100/1098 1/5 RERS17pb113-PT-4-LTLFireability-05 2367 m, 23 m/sec, 2366 t fired, .
Time elapsed: 2602 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
lola: LAUNCH task # 26 (type EXCL) for 25 RERS17pb113-PT-4-LTLFireability-07
lola: time limit : 998 sec
lola: memory limit: 5 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 105/274 1/5 RERS17pb113-PT-4-LTLFireability-05 2469 m, 20 m/sec, 2468 t fired, .
26 LTL EXCL 5/998 1/5 RERS17pb113-PT-4-LTLFireability-07 260 m, -1856 m/sec, 259 t fired, .
Time elapsed: 2607 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 110/274 1/5 RERS17pb113-PT-4-LTLFireability-05 2557 m, 17 m/sec, 2556 t fired, .
26 LTL EXCL 10/199 1/5 RERS17pb113-PT-4-LTLFireability-07 524 m, 52 m/sec, 523 t fired, .
Time elapsed: 2612 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 115/274 1/5 RERS17pb113-PT-4-LTLFireability-05 2655 m, 19 m/sec, 2654 t fired, .
26 LTL EXCL 15/199 1/5 RERS17pb113-PT-4-LTLFireability-07 733 m, 41 m/sec, 732 t fired, .
Time elapsed: 2617 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 120/274 1/5 RERS17pb113-PT-4-LTLFireability-05 2752 m, 19 m/sec, 2751 t fired, .
26 LTL EXCL 20/199 1/5 RERS17pb113-PT-4-LTLFireability-07 885 m, 30 m/sec, 884 t fired, .
Time elapsed: 2622 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 125/274 1/5 RERS17pb113-PT-4-LTLFireability-05 2810 m, 11 m/sec, 2809 t fired, .
26 LTL EXCL 25/199 1/5 RERS17pb113-PT-4-LTLFireability-07 1078 m, 38 m/sec, 1077 t fired, .
Time elapsed: 2627 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 130/274 1/5 RERS17pb113-PT-4-LTLFireability-05 2883 m, 14 m/sec, 2882 t fired, .
26 LTL EXCL 30/199 1/5 RERS17pb113-PT-4-LTLFireability-07 1302 m, 44 m/sec, 1301 t fired, .
Time elapsed: 2632 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 135/274 1/5 RERS17pb113-PT-4-LTLFireability-05 2934 m, 10 m/sec, 2933 t fired, .
26 LTL EXCL 35/199 1/5 RERS17pb113-PT-4-LTLFireability-07 1535 m, 46 m/sec, 1534 t fired, .
Time elapsed: 2637 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 140/274 1/5 RERS17pb113-PT-4-LTLFireability-05 3027 m, 18 m/sec, 3026 t fired, .
26 LTL EXCL 40/199 1/5 RERS17pb113-PT-4-LTLFireability-07 1693 m, 31 m/sec, 1692 t fired, .
Time elapsed: 2642 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 145/274 1/5 RERS17pb113-PT-4-LTLFireability-05 3123 m, 19 m/sec, 3122 t fired, .
26 LTL EXCL 45/199 1/5 RERS17pb113-PT-4-LTLFireability-07 1893 m, 40 m/sec, 1892 t fired, .
Time elapsed: 2647 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 150/274 1/5 RERS17pb113-PT-4-LTLFireability-05 3158 m, 7 m/sec, 3157 t fired, .
26 LTL EXCL 50/199 1/5 RERS17pb113-PT-4-LTLFireability-07 2077 m, 36 m/sec, 2076 t fired, .
Time elapsed: 2652 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 155/274 1/5 RERS17pb113-PT-4-LTLFireability-05 3204 m, 9 m/sec, 3203 t fired, .
26 LTL EXCL 55/199 1/5 RERS17pb113-PT-4-LTLFireability-07 2254 m, 35 m/sec, 2253 t fired, .
Time elapsed: 2657 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 160/274 1/5 RERS17pb113-PT-4-LTLFireability-05 3245 m, 8 m/sec, 3244 t fired, .
26 LTL EXCL 60/199 1/5 RERS17pb113-PT-4-LTLFireability-07 2477 m, 44 m/sec, 2476 t fired, .
Time elapsed: 2662 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 165/274 1/5 RERS17pb113-PT-4-LTLFireability-05 3304 m, 11 m/sec, 3303 t fired, .
26 LTL EXCL 65/199 1/5 RERS17pb113-PT-4-LTLFireability-07 2646 m, 33 m/sec, 2645 t fired, .
Time elapsed: 2667 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 170/274 1/5 RERS17pb113-PT-4-LTLFireability-05 3431 m, 25 m/sec, 3430 t fired, .
26 LTL EXCL 70/199 1/5 RERS17pb113-PT-4-LTLFireability-07 2825 m, 35 m/sec, 2824 t fired, .
Time elapsed: 2672 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 175/274 1/5 RERS17pb113-PT-4-LTLFireability-05 3506 m, 15 m/sec, 3505 t fired, .
26 LTL EXCL 75/199 1/5 RERS17pb113-PT-4-LTLFireability-07 3000 m, 35 m/sec, 2999 t fired, .
Time elapsed: 2677 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 180/274 1/5 RERS17pb113-PT-4-LTLFireability-05 3608 m, 20 m/sec, 3607 t fired, .
26 LTL EXCL 80/199 1/5 RERS17pb113-PT-4-LTLFireability-07 3128 m, 25 m/sec, 3127 t fired, .
Time elapsed: 2682 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 185/274 1/5 RERS17pb113-PT-4-LTLFireability-05 3702 m, 18 m/sec, 3701 t fired, .
26 LTL EXCL 85/199 1/5 RERS17pb113-PT-4-LTLFireability-07 3305 m, 35 m/sec, 3304 t fired, .
Time elapsed: 2687 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 190/274 1/5 RERS17pb113-PT-4-LTLFireability-05 3817 m, 23 m/sec, 3816 t fired, .
26 LTL EXCL 90/199 1/5 RERS17pb113-PT-4-LTLFireability-07 3492 m, 37 m/sec, 3491 t fired, .
Time elapsed: 2692 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 195/274 1/5 RERS17pb113-PT-4-LTLFireability-05 3891 m, 14 m/sec, 3890 t fired, .
26 LTL EXCL 95/199 1/5 RERS17pb113-PT-4-LTLFireability-07 3649 m, 31 m/sec, 3648 t fired, .
Time elapsed: 2697 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 200/274 1/5 RERS17pb113-PT-4-LTLFireability-05 3980 m, 17 m/sec, 3979 t fired, .
26 LTL EXCL 100/199 1/5 RERS17pb113-PT-4-LTLFireability-07 3883 m, 46 m/sec, 3882 t fired, .
Time elapsed: 2702 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 205/274 1/5 RERS17pb113-PT-4-LTLFireability-05 4077 m, 19 m/sec, 4076 t fired, .
26 LTL EXCL 105/199 1/5 RERS17pb113-PT-4-LTLFireability-07 4066 m, 36 m/sec, 4065 t fired, .
Time elapsed: 2707 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 210/274 1/5 RERS17pb113-PT-4-LTLFireability-05 4126 m, 9 m/sec, 4125 t fired, .
26 LTL EXCL 110/199 1/5 RERS17pb113-PT-4-LTLFireability-07 4251 m, 37 m/sec, 4250 t fired, .
Time elapsed: 2712 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 215/274 1/5 RERS17pb113-PT-4-LTLFireability-05 4257 m, 26 m/sec, 4256 t fired, .
26 LTL EXCL 115/199 1/5 RERS17pb113-PT-4-LTLFireability-07 4439 m, 37 m/sec, 4438 t fired, .
Time elapsed: 2717 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 220/274 1/5 RERS17pb113-PT-4-LTLFireability-05 4361 m, 20 m/sec, 4360 t fired, .
26 LTL EXCL 120/199 1/5 RERS17pb113-PT-4-LTLFireability-07 4609 m, 34 m/sec, 4608 t fired, .
Time elapsed: 2722 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 225/274 1/5 RERS17pb113-PT-4-LTLFireability-05 4447 m, 17 m/sec, 4446 t fired, .
26 LTL EXCL 125/199 1/5 RERS17pb113-PT-4-LTLFireability-07 4755 m, 29 m/sec, 4754 t fired, .
Time elapsed: 2727 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 230/274 1/5 RERS17pb113-PT-4-LTLFireability-05 4538 m, 18 m/sec, 4537 t fired, .
26 LTL EXCL 130/199 1/5 RERS17pb113-PT-4-LTLFireability-07 4951 m, 39 m/sec, 4950 t fired, .
Time elapsed: 2732 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 235/274 1/5 RERS17pb113-PT-4-LTLFireability-05 4667 m, 25 m/sec, 4666 t fired, .
26 LTL EXCL 135/199 1/5 RERS17pb113-PT-4-LTLFireability-07 5151 m, 40 m/sec, 5150 t fired, .
Time elapsed: 2737 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 240/274 1/5 RERS17pb113-PT-4-LTLFireability-05 4760 m, 18 m/sec, 4759 t fired, .
26 LTL EXCL 140/199 1/5 RERS17pb113-PT-4-LTLFireability-07 5320 m, 33 m/sec, 5319 t fired, .
Time elapsed: 2742 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 245/274 1/5 RERS17pb113-PT-4-LTLFireability-05 4879 m, 23 m/sec, 4878 t fired, .
26 LTL EXCL 145/199 1/5 RERS17pb113-PT-4-LTLFireability-07 5518 m, 39 m/sec, 5517 t fired, .
Time elapsed: 2747 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 250/274 1/5 RERS17pb113-PT-4-LTLFireability-05 4938 m, 11 m/sec, 4937 t fired, .
26 LTL EXCL 150/199 1/5 RERS17pb113-PT-4-LTLFireability-07 5669 m, 30 m/sec, 5668 t fired, .
Time elapsed: 2752 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 255/274 1/5 RERS17pb113-PT-4-LTLFireability-05 5024 m, 17 m/sec, 5023 t fired, .
26 LTL EXCL 155/199 1/5 RERS17pb113-PT-4-LTLFireability-07 5857 m, 37 m/sec, 5856 t fired, .
Time elapsed: 2757 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 260/274 1/5 RERS17pb113-PT-4-LTLFireability-05 5072 m, 9 m/sec, 5071 t fired, .
26 LTL EXCL 160/199 1/5 RERS17pb113-PT-4-LTLFireability-07 6007 m, 30 m/sec, 6006 t fired, .
Time elapsed: 2762 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 265/274 1/5 RERS17pb113-PT-4-LTLFireability-05 5190 m, 23 m/sec, 5189 t fired, .
26 LTL EXCL 165/199 1/5 RERS17pb113-PT-4-LTLFireability-07 6162 m, 31 m/sec, 6161 t fired, .
Time elapsed: 2767 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 270/274 1/5 RERS17pb113-PT-4-LTLFireability-05 5287 m, 19 m/sec, 5286 t fired, .
26 LTL EXCL 170/199 1/5 RERS17pb113-PT-4-LTLFireability-07 6248 m, 17 m/sec, 6247 t fired, .
Time elapsed: 2772 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
lola: CANCELED task # 20 (type EXCL) for RERS17pb113-PT-4-LTLFireability-05 (local timeout)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 LTL EXCL 175/199 1/5 RERS17pb113-PT-4-LTLFireability-07 6431 m, 36 m/sec, 6430 t fired, .
Time elapsed: 2777 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
lola: LAUNCH task # 20 (type EXCL) for 19 RERS17pb113-PT-4-LTLFireability-05
lola: time limit : 823 sec
lola: memory limit: 5 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 5/823 0/5 RERS17pb113-PT-4-LTLFireability-05 --
26 LTL EXCL 180/249 1/5 RERS17pb113-PT-4-LTLFireability-07 6531 m, 20 m/sec, 6530 t fired, .
Time elapsed: 2782 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 10/823 1/5 RERS17pb113-PT-4-LTLFireability-05 155 m, -1026 m/sec, 154 t fired, .
26 LTL EXCL 185/199 1/5 RERS17pb113-PT-4-LTLFireability-07 6622 m, 18 m/sec, 6621 t fired, .
Time elapsed: 2787 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 15/823 1/5 RERS17pb113-PT-4-LTLFireability-05 260 m, 21 m/sec, 259 t fired, .
26 LTL EXCL 190/199 1/5 RERS17pb113-PT-4-LTLFireability-07 6762 m, 28 m/sec, 6761 t fired, .
Time elapsed: 2792 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 20/823 1/5 RERS17pb113-PT-4-LTLFireability-05 348 m, 17 m/sec, 347 t fired, .
26 LTL EXCL 195/199 1/5 RERS17pb113-PT-4-LTLFireability-07 6849 m, 17 m/sec, 6848 t fired, .
Time elapsed: 2797 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
lola: CANCELED task # 26 (type EXCL) for RERS17pb113-PT-4-LTLFireability-07 (local timeout)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 25/823 1/5 RERS17pb113-PT-4-LTLFireability-05 452 m, 20 m/sec, 451 t fired, .
Time elapsed: 2802 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
lola: LAUNCH task # 26 (type EXCL) for 25 RERS17pb113-PT-4-LTLFireability-07
lola: time limit : 798 sec
lola: memory limit: 5 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 30/205 1/5 RERS17pb113-PT-4-LTLFireability-05 529 m, 15 m/sec, 528 t fired, .
26 LTL EXCL 5/798 1/5 RERS17pb113-PT-4-LTLFireability-07 21 m, -1365 m/sec, 20 t fired, .
Time elapsed: 2807 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 35/205 1/5 RERS17pb113-PT-4-LTLFireability-05 609 m, 16 m/sec, 608 t fired, .
26 LTL EXCL 10/159 1/5 RERS17pb113-PT-4-LTLFireability-07 139 m, 23 m/sec, 138 t fired, .
Time elapsed: 2812 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 40/205 1/5 RERS17pb113-PT-4-LTLFireability-05 660 m, 10 m/sec, 659 t fired, .
26 LTL EXCL 15/159 1/5 RERS17pb113-PT-4-LTLFireability-07 245 m, 21 m/sec, 244 t fired, .
Time elapsed: 2817 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 45/205 1/5 RERS17pb113-PT-4-LTLFireability-05 761 m, 20 m/sec, 760 t fired, .
26 LTL EXCL 20/159 1/5 RERS17pb113-PT-4-LTLFireability-07 361 m, 23 m/sec, 360 t fired, .
Time elapsed: 2822 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 50/205 1/5 RERS17pb113-PT-4-LTLFireability-05 824 m, 12 m/sec, 823 t fired, .
26 LTL EXCL 25/159 1/5 RERS17pb113-PT-4-LTLFireability-07 475 m, 22 m/sec, 474 t fired, .
Time elapsed: 2827 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 55/205 1/5 RERS17pb113-PT-4-LTLFireability-05 911 m, 17 m/sec, 910 t fired, .
26 LTL EXCL 30/159 1/5 RERS17pb113-PT-4-LTLFireability-07 591 m, 23 m/sec, 590 t fired, .
Time elapsed: 2832 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 60/205 1/5 RERS17pb113-PT-4-LTLFireability-05 938 m, 5 m/sec, 937 t fired, .
26 LTL EXCL 35/159 1/5 RERS17pb113-PT-4-LTLFireability-07 737 m, 29 m/sec, 736 t fired, .
Time elapsed: 2837 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 65/205 1/5 RERS17pb113-PT-4-LTLFireability-05 1054 m, 23 m/sec, 1053 t fired, .
26 LTL EXCL 40/159 1/5 RERS17pb113-PT-4-LTLFireability-07 824 m, 17 m/sec, 823 t fired, .
Time elapsed: 2842 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 70/205 1/5 RERS17pb113-PT-4-LTLFireability-05 1141 m, 17 m/sec, 1140 t fired, .
26 LTL EXCL 45/159 1/5 RERS17pb113-PT-4-LTLFireability-07 887 m, 12 m/sec, 886 t fired, .
Time elapsed: 2847 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 75/205 1/5 RERS17pb113-PT-4-LTLFireability-05 1211 m, 14 m/sec, 1210 t fired, .
26 LTL EXCL 50/159 1/5 RERS17pb113-PT-4-LTLFireability-07 987 m, 20 m/sec, 986 t fired, .
Time elapsed: 2852 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 80/205 1/5 RERS17pb113-PT-4-LTLFireability-05 1288 m, 15 m/sec, 1287 t fired, .
26 LTL EXCL 55/159 1/5 RERS17pb113-PT-4-LTLFireability-07 1122 m, 27 m/sec, 1121 t fired, .
Time elapsed: 2857 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 85/205 1/5 RERS17pb113-PT-4-LTLFireability-05 1378 m, 18 m/sec, 1377 t fired, .
26 LTL EXCL 60/159 1/5 RERS17pb113-PT-4-LTLFireability-07 1286 m, 32 m/sec, 1285 t fired, .
Time elapsed: 2862 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 90/205 1/5 RERS17pb113-PT-4-LTLFireability-05 1489 m, 22 m/sec, 1488 t fired, .
26 LTL EXCL 65/159 1/5 RERS17pb113-PT-4-LTLFireability-07 1440 m, 30 m/sec, 1439 t fired, .
Time elapsed: 2867 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 95/205 1/5 RERS17pb113-PT-4-LTLFireability-05 1564 m, 15 m/sec, 1563 t fired, .
26 LTL EXCL 70/159 1/5 RERS17pb113-PT-4-LTLFireability-07 1587 m, 29 m/sec, 1586 t fired, .
Time elapsed: 2872 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 100/205 1/5 RERS17pb113-PT-4-LTLFireability-05 1649 m, 17 m/sec, 1648 t fired, .
26 LTL EXCL 75/159 1/5 RERS17pb113-PT-4-LTLFireability-07 1741 m, 30 m/sec, 1740 t fired, .
Time elapsed: 2877 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 105/205 1/5 RERS17pb113-PT-4-LTLFireability-05 1712 m, 12 m/sec, 1711 t fired, .
26 LTL EXCL 80/159 1/5 RERS17pb113-PT-4-LTLFireability-07 1901 m, 32 m/sec, 1900 t fired, .
Time elapsed: 2882 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 110/205 1/5 RERS17pb113-PT-4-LTLFireability-05 1783 m, 14 m/sec, 1782 t fired, .
26 LTL EXCL 85/159 1/5 RERS17pb113-PT-4-LTLFireability-07 2040 m, 27 m/sec, 2039 t fired, .
Time elapsed: 2887 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 115/205 1/5 RERS17pb113-PT-4-LTLFireability-05 1880 m, 19 m/sec, 1879 t fired, .
26 LTL EXCL 90/159 1/5 RERS17pb113-PT-4-LTLFireability-07 2173 m, 26 m/sec, 2172 t fired, .
Time elapsed: 2892 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 120/205 1/5 RERS17pb113-PT-4-LTLFireability-05 1920 m, 8 m/sec, 1919 t fired, .
26 LTL EXCL 95/159 1/5 RERS17pb113-PT-4-LTLFireability-07 2310 m, 27 m/sec, 2309 t fired, .
Time elapsed: 2897 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 125/205 1/5 RERS17pb113-PT-4-LTLFireability-05 1978 m, 11 m/sec, 1977 t fired, .
26 LTL EXCL 100/159 1/5 RERS17pb113-PT-4-LTLFireability-07 2478 m, 33 m/sec, 2477 t fired, .
Time elapsed: 2902 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 130/205 1/5 RERS17pb113-PT-4-LTLFireability-05 2056 m, 15 m/sec, 2055 t fired, .
26 LTL EXCL 105/159 1/5 RERS17pb113-PT-4-LTLFireability-07 2626 m, 29 m/sec, 2625 t fired, .
Time elapsed: 2907 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 135/205 1/5 RERS17pb113-PT-4-LTLFireability-05 2104 m, 9 m/sec, 2103 t fired, .
26 LTL EXCL 110/159 1/5 RERS17pb113-PT-4-LTLFireability-07 2782 m, 31 m/sec, 2781 t fired, .
Time elapsed: 2912 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 140/205 1/5 RERS17pb113-PT-4-LTLFireability-05 2148 m, 8 m/sec, 2147 t fired, .
26 LTL EXCL 115/159 1/5 RERS17pb113-PT-4-LTLFireability-07 2921 m, 27 m/sec, 2920 t fired, .
Time elapsed: 2917 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 145/205 1/5 RERS17pb113-PT-4-LTLFireability-05 2226 m, 15 m/sec, 2225 t fired, .
26 LTL EXCL 120/159 1/5 RERS17pb113-PT-4-LTLFireability-07 3063 m, 28 m/sec, 3062 t fired, .
Time elapsed: 2922 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 150/205 1/5 RERS17pb113-PT-4-LTLFireability-05 2265 m, 7 m/sec, 2264 t fired, .
26 LTL EXCL 125/159 1/5 RERS17pb113-PT-4-LTLFireability-07 3169 m, 21 m/sec, 3168 t fired, .
Time elapsed: 2927 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 155/205 1/5 RERS17pb113-PT-4-LTLFireability-05 2359 m, 18 m/sec, 2358 t fired, .
26 LTL EXCL 130/159 1/5 RERS17pb113-PT-4-LTLFireability-07 3305 m, 27 m/sec, 3304 t fired, .
Time elapsed: 2932 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 160/205 1/5 RERS17pb113-PT-4-LTLFireability-05 2436 m, 15 m/sec, 2435 t fired, .
26 LTL EXCL 135/159 1/5 RERS17pb113-PT-4-LTLFireability-07 3444 m, 27 m/sec, 3443 t fired, .
Time elapsed: 2937 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 165/205 1/5 RERS17pb113-PT-4-LTLFireability-05 2533 m, 19 m/sec, 2532 t fired, .
26 LTL EXCL 140/159 1/5 RERS17pb113-PT-4-LTLFireability-07 3571 m, 25 m/sec, 3570 t fired, .
Time elapsed: 2942 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 170/205 1/5 RERS17pb113-PT-4-LTLFireability-05 2607 m, 14 m/sec, 2606 t fired, .
26 LTL EXCL 145/159 1/5 RERS17pb113-PT-4-LTLFireability-07 3690 m, 23 m/sec, 3689 t fired, .
Time elapsed: 2947 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 175/205 1/5 RERS17pb113-PT-4-LTLFireability-05 2687 m, 16 m/sec, 2686 t fired, .
26 LTL EXCL 150/159 1/5 RERS17pb113-PT-4-LTLFireability-07 3851 m, 32 m/sec, 3850 t fired, .
Time elapsed: 2952 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-02: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-06: LTL true LTL model checker
RERS17pb113-PT-4-LTLFireability-10: CONJ false LTL model checker
RERS17pb113-PT-4-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-13: LTL false LTL model checker
RERS17pb113-PT-4-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-4-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-03: CONJ 0 2 0 0 2 0 0 0
RERS17pb113-PT-4-LTLFireability-04: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-08: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-4-LTLFireability-09: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-4-LTLFireability-14: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 LTL EXCL 180/205 1/5 RERS17pb113-PT-4-LTLFireability-05 2774 m, 17 m/sec, 2773 t fired, .
26 LTL EXCL 155/159 1/5 RERS17pb113-PT-4-LTLFireability-07 4005 m, 30 m/sec, 4004 t fired, .
Time elapsed: 2957 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
lola: CANCELED task # 26 (type EXCL) for RERS17pb113-PT-4-LTLFireability-07 (local timeout)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-4-LTLFireability-00: LTL false LTL model checker
========== file over 1MB has been truncated ======
retrieve it from the run archives if needed
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="RERS17pb113-PT-4"
export BK_EXAMINATION="LTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lola"
echo " Input is RERS17pb113-PT-4, examination is LTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r326-tall-167889197900028"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/RERS17pb113-PT-4.tgz
mv RERS17pb113-PT-4 execution
cd execution
if [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "UpperBounds" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] || [ "LTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;