About the Execution of LoLA for RERS17pb113-PT-2
Execution Summary | |||||
Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
16217.436 | 442335.00 | 3991887.00 | 50989.20 | ?????????????F?? | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2023-input.r326-tall-167889197900010.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
......................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lola
Input is RERS17pb113-PT-2, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r326-tall-167889197900010
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 15M
-rw-r--r-- 1 mcc users 6.4K Feb 26 18:12 CTLCardinality.txt
-rw-r--r-- 1 mcc users 66K Feb 26 18:12 CTLCardinality.xml
-rw-r--r-- 1 mcc users 6.0K Feb 26 18:11 CTLFireability.txt
-rw-r--r-- 1 mcc users 40K Feb 26 18:11 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:41 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.4K Jan 29 11:41 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.5K Feb 25 16:37 LTLCardinality.txt
-rw-r--r-- 1 mcc users 25K Feb 25 16:37 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.9K Feb 25 16:37 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Feb 25 16:37 LTLFireability.xml
-rw-r--r-- 1 mcc users 7.7K Feb 26 18:18 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 73K Feb 26 18:18 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 8.6K Feb 26 18:15 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 51K Feb 26 18:15 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Feb 25 16:37 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Feb 25 16:37 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 equiv_col
-rw-r--r-- 1 mcc users 2 Mar 5 18:23 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 iscolored
-rw-r--r-- 1 mcc users 15M Mar 5 18:23 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME RERS17pb113-PT-2-CTLFireability-00
FORMULA_NAME RERS17pb113-PT-2-CTLFireability-01
FORMULA_NAME RERS17pb113-PT-2-CTLFireability-02
FORMULA_NAME RERS17pb113-PT-2-CTLFireability-03
FORMULA_NAME RERS17pb113-PT-2-CTLFireability-04
FORMULA_NAME RERS17pb113-PT-2-CTLFireability-05
FORMULA_NAME RERS17pb113-PT-2-CTLFireability-06
FORMULA_NAME RERS17pb113-PT-2-CTLFireability-07
FORMULA_NAME RERS17pb113-PT-2-CTLFireability-08
FORMULA_NAME RERS17pb113-PT-2-CTLFireability-09
FORMULA_NAME RERS17pb113-PT-2-CTLFireability-10
FORMULA_NAME RERS17pb113-PT-2-CTLFireability-11
FORMULA_NAME RERS17pb113-PT-2-CTLFireability-12
FORMULA_NAME RERS17pb113-PT-2-CTLFireability-13
FORMULA_NAME RERS17pb113-PT-2-CTLFireability-14
FORMULA_NAME RERS17pb113-PT-2-CTLFireability-15
=== Now, execution of the tool begins
BK_START 1678930469066
bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lola
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=RERS17pb113-PT-2
Not applying reductions.
Model is PT
CTLFireability PT
starting LoLA
BK_INPUT RERS17pb113-PT-2
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../lola/bin/
current directory: /home/mcc/execution
CTLFireability
FORMULA RERS17pb113-PT-2-CTLFireability-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1678930911401
TIME LIMIT: Killed by timeout after 3600 seconds
MemTotal: 16393216 kB
MemFree: 15841728 kB
After kill :
MemTotal: 16393216 kB
MemFree: 15841080 kB
BK_TIME_CONFINEMENT_REACHED
--------------------
content from stderr:
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:445
lola: rewrite Frontend/Parser/formula_rewrite.k:475
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:445
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:391
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:445
lola: rewrite Frontend/Parser/formula_rewrite.k:460
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-2-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-01: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 38 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-2-CTLFireability-00: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-01: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 43 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 12.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-01: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 48 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-01: EFAGEF 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 53 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 12.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-01: EFAGEF 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 58 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-01: EFAGEF 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 63 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-01: EFAGEF 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 68 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 12.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-01: EFAGEF 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 73 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-01: EFAGEF 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-03: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 78 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 12.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-01: EFAGEF 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-03: CONJ 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 83 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-01: EFAGEF 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-03: CONJ 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 88 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 12.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-01: EFAGEF 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 93 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-01: EFAGEF 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 98 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-01: EFAGEF 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-2-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 103 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 12.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-01: EFAGEF 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-2-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 108 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-01: EFAGEF 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-03: CONJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-2-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 113 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 13.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-01: EFAGEF 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-03: CONJ 0 0 0 0 3 0 0 0
RERS17pb113-PT-2-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 118 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-01: EFAGEF 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-03: CONJ 0 0 0 0 3 0 0 0
RERS17pb113-PT-2-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 123 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-01: EFAGEF 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-03: CONJ 0 0 0 0 3 0 0 0
RERS17pb113-PT-2-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 128 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 12.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-01: EFAGEF 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-03: CONJ 0 0 0 0 3 0 0 0
RERS17pb113-PT-2-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 133 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-01: EFAGEF 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-03: CONJ 0 0 0 0 3 0 0 0
RERS17pb113-PT-2-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-12: DISJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 138 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 11.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-01: EFAGEF 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-03: CONJ 0 0 0 0 3 0 0 0
RERS17pb113-PT-2-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-12: DISJ 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 143 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-01: EFAGEF 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-03: CONJ 0 0 0 0 3 0 0 0
RERS17pb113-PT-2-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-12: DISJ 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 148 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 12.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-01: EFAGEF 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-03: CONJ 0 0 0 0 3 0 0 0
RERS17pb113-PT-2-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-12: DISJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-2-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 153 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-01: EFAGEF 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-03: CONJ 0 0 0 0 3 0 0 0
RERS17pb113-PT-2-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-12: DISJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-2-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 158 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-01: EFAGEF 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-03: CONJ 0 0 0 0 3 0 0 0
RERS17pb113-PT-2-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-12: DISJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-2-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 163 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 12.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-01: EFAGEF 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-03: CONJ 0 0 0 0 3 0 0 0
RERS17pb113-PT-2-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-12: DISJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-2-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 168 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-01: EFAGEF 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-03: CONJ 0 0 0 0 3 0 0 0
RERS17pb113-PT-2-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-12: DISJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-2-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 173 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 12.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-01: EFAGEF 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-03: CONJ 0 0 0 0 3 0 0 0
RERS17pb113-PT-2-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-12: DISJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-2-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 178 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-01: EFAGEF 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-03: CONJ 0 0 0 0 3 0 0 0
RERS17pb113-PT-2-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-12: DISJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-2-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 184 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-01: EFAGEF 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-03: CONJ 0 0 0 0 3 0 0 0
RERS17pb113-PT-2-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-12: DISJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-2-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 189 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 13.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-01: EFAGEF 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-03: CONJ 0 0 0 0 3 0 0 0
RERS17pb113-PT-2-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-12: DISJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-2-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 194 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-01: EFAGEF 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-03: CONJ 0 0 0 0 3 0 0 0
RERS17pb113-PT-2-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-12: DISJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-2-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 199 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 12.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-01: EFAGEF 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-03: CONJ 0 0 0 0 3 0 0 0
RERS17pb113-PT-2-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-12: DISJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-2-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 204 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-01: EFAGEF 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-03: CONJ 0 0 0 0 3 0 0 0
RERS17pb113-PT-2-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-12: DISJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-2-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 209 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-01: EFAGEF 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-03: CONJ 0 0 0 0 3 0 0 0
RERS17pb113-PT-2-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-12: DISJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-2-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 214 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 12.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-01: EFAGEF 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-03: CONJ 0 0 0 0 3 0 0 0
RERS17pb113-PT-2-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-12: DISJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-2-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 219 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-01: EFAGEF 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-03: CONJ 0 0 0 0 3 0 0 0
RERS17pb113-PT-2-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-12: DISJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-2-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-15: CONJ 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 224 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 13.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-01: EFAGEF 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-03: CONJ 0 0 0 0 3 0 0 0
RERS17pb113-PT-2-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-12: DISJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-2-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-15: CONJ 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 229 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-01: EFAGEF 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-03: CONJ 0 0 0 0 3 0 0 0
RERS17pb113-PT-2-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-12: DISJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-2-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-15: CONJ 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 234 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-01: EFAGEF 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-03: CONJ 0 0 0 0 3 0 0 0
RERS17pb113-PT-2-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-12: DISJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-2-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-15: CONJ 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 239 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 12.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-01: EFAGEF 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-03: CONJ 0 0 0 0 3 0 0 0
RERS17pb113-PT-2-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-12: DISJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-2-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-15: CONJ 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 244 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-01: EFAGEF 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-03: CONJ 0 0 0 0 3 0 0 0
RERS17pb113-PT-2-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-12: DISJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-2-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-15: CONJ 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 249 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-01: EFAGEF 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-03: CONJ 0 0 0 0 3 0 0 0
RERS17pb113-PT-2-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-12: DISJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-2-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-15: CONJ 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 254 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-01: EFAGEF 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-03: CONJ 0 0 0 0 3 0 0 0
RERS17pb113-PT-2-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-12: DISJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-2-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-15: CONJ 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 259 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-01: EFAGEF 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-03: CONJ 0 0 0 0 3 0 0 0
RERS17pb113-PT-2-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-12: DISJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-2-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-15: CONJ 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 264 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-01: EFAGEF 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-03: CONJ 0 0 0 0 3 0 0 0
RERS17pb113-PT-2-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-12: DISJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-2-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-15: CONJ 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 269 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-01: EFAGEF 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-03: CONJ 0 0 0 0 3 0 0 0
RERS17pb113-PT-2-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-12: DISJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-2-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-15: CONJ 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 274 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-01: EFAGEF 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-03: CONJ 0 0 0 0 3 0 0 0
RERS17pb113-PT-2-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-12: DISJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-2-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-15: CONJ 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 279 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-01: EFAGEF 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-03: CONJ 0 0 0 0 3 0 0 0
RERS17pb113-PT-2-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-12: DISJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-2-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-15: CONJ 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 284 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-01: EFAGEF 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-03: CONJ 0 0 0 0 3 0 0 0
RERS17pb113-PT-2-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-12: DISJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-2-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-15: CONJ 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 289 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-01: EFAGEF 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-03: CONJ 0 0 0 0 3 0 0 0
RERS17pb113-PT-2-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-12: DISJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-2-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-15: CONJ 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 294 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-01: EFAGEF 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-03: CONJ 0 0 0 0 3 0 0 0
RERS17pb113-PT-2-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-12: DISJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-2-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-15: CONJ 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 299 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-01: EFAGEF 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-03: CONJ 0 0 0 0 3 0 0 0
RERS17pb113-PT-2-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-12: DISJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-2-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-15: CONJ 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 304 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-01: EFAGEF 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-03: CONJ 0 0 0 0 3 0 0 0
RERS17pb113-PT-2-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-12: DISJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-2-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-15: CONJ 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 309 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-01: EFAGEF 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-03: CONJ 0 0 0 0 3 0 0 0
RERS17pb113-PT-2-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-12: DISJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-2-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-15: CONJ 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 314 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-01: EFAGEF 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-03: CONJ 0 0 0 0 3 0 0 0
RERS17pb113-PT-2-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-12: DISJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-2-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-15: CONJ 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 319 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-01: EFAGEF 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-03: CONJ 0 0 0 0 3 0 0 0
RERS17pb113-PT-2-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-12: DISJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-2-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-15: CONJ 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 324 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-01: EFAGEF 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-03: CONJ 0 0 0 0 3 0 0 0
RERS17pb113-PT-2-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-12: DISJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-2-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-15: CONJ 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 329 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 92.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-01: EFAGEF 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-03: CONJ 0 0 0 0 3 0 0 0
RERS17pb113-PT-2-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-12: DISJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-2-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-15: CONJ 0 0 0 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 334 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-01: EFAGEF 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-03: CONJ 0 0 0 0 3 0 0 0
RERS17pb113-PT-2-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-12: DISJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-2-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-15: CONJ 0 0 0 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 339 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-01: EFAGEF 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-03: CONJ 0 0 0 0 3 0 0 0
RERS17pb113-PT-2-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-12: DISJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-2-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-15: CONJ 0 0 0 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 344 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 16.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-01: EFAGEF 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-03: CONJ 0 0 0 0 3 0 0 0
RERS17pb113-PT-2-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-12: DISJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-2-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-15: CONJ 0 0 0 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 349 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-01: EFAGEF 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-03: CONJ 0 0 0 0 3 0 0 0
RERS17pb113-PT-2-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-12: DISJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-2-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-15: CONJ 0 0 0 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 354 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-01: EFAGEF 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-03: CONJ 0 0 0 0 3 0 0 0
RERS17pb113-PT-2-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-12: DISJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-2-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-15: CONJ 0 0 0 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 359 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-01: EFAGEF 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-03: CONJ 0 0 0 0 3 0 0 0
RERS17pb113-PT-2-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-2-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-12: DISJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-2-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-15: CONJ 0 0 0 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 364 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 16.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-01: EFAGEF 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-03: CONJ 0 0 0 0 3 0 0 0
RERS17pb113-PT-2-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-12: DISJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-2-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-15: CONJ 0 0 0 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 370 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-01: EFAGEF 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-03: CONJ 0 0 0 0 3 0 0 0
RERS17pb113-PT-2-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-12: DISJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-2-CTLFireability-13: CTL 1 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-15: CONJ 0 0 0 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 375 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: LAUNCH task # 52 (type EXCL) for 51 RERS17pb113-PT-2-CTLFireability-13
lola: time limit : 160 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-01: EFAGEF 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-03: CONJ 0 0 0 0 3 0 0 0
RERS17pb113-PT-2-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-10: CTL 1 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-12: DISJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-2-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-15: CONJ 0 0 0 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 CTL EXCL 0/160 1/32 RERS17pb113-PT-2-CTLFireability-13 --
Time elapsed: 393 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 16
lola: rewrite Frontend/Parser/formula_rewrite.k:742
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: LAUNCH task # 64 (type FNDP) for 44 RERS17pb113-PT-2-CTLFireability-12
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 65 (type EQUN) for 44 RERS17pb113-PT-2-CTLFireability-12
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 67 (type SRCH) for 44 RERS17pb113-PT-2-CTLFireability-12
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-01: EFAGEF 0 1 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-03: CONJ 0 0 0 0 3 0 0 0
RERS17pb113-PT-2-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-12: DISJ 0 1 3 0 2 0 0 0
RERS17pb113-PT-2-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-15: CONJ 0 0 0 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 CTL EXCL 7/160 1/32 RERS17pb113-PT-2-CTLFireability-13 69684 m, 13936 m/sec, 69684 t fired, .
64 EF FNDP 0/3200 0/5 RERS17pb113-PT-2-CTLFireability-12 --
65 EF STEQ 0/3200 0/5 RERS17pb113-PT-2-CTLFireability-12 --
67 EF SRCH 0/3200 0/5 RERS17pb113-PT-2-CTLFireability-12 --
Time elapsed: 400 secs. Pages in use: 1
# running tasks: 4 of 4 Visible: 16
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: FINISHED task # 52 (type EXCL) for RERS17pb113-PT-2-CTLFireability-13
lola: result : false
lola: markings : 69684
lola: fired transitions : 69684
lola: time used : 8.000000
lola: memory pages used : 1
lola: LAUNCH task # 39 (type EXCL) for 38 RERS17pb113-PT-2-CTLFireability-10
lola: time limit : 168 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-2-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-01: EFAGEF 0 1 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-03: CONJ 0 0 0 0 3 0 0 0
RERS17pb113-PT-2-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-09: CTL 1 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-12: DISJ 0 1 3 0 2 0 0 0
RERS17pb113-PT-2-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-15: CONJ 0 0 0 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 5/168 1/32 RERS17pb113-PT-2-CTLFireability-10 4781 m, 956 m/sec, 14341 t fired, .
64 EF FNDP 8/3200 0/5 RERS17pb113-PT-2-CTLFireability-12 36 t fired, 1 attempts, .
65 EF STEQ 8/3200 0/5 RERS17pb113-PT-2-CTLFireability-12 sara is running.
67 EF SRCH 8/3200 1/5 RERS17pb113-PT-2-CTLFireability-12 --
Time elapsed: 408 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
sara: try reading problem file /home/mcc/execution/CTLFireability-65.sara.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-2-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-2-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-01: EFAGEF 0 1 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-03: CONJ 0 0 0 0 3 0 0 0
RERS17pb113-PT-2-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-09: CTL 1 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-12: DISJ 0 1 3 0 2 0 0 0
RERS17pb113-PT-2-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-2-CTLFireability-15: CONJ 0 0 0 0 2 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 10/168 1/32 RERS17pb113-PT-2-CTLFireability-10 51382 m, 9320 m/sec, 154146 t fired, .
64 EF FNDP 13/3200 0/5 RERS17pb113-PT-2-CTLFireability-12 514 t fired, 1 attempts, .
65 EF STEQ 13/3200 0/5 RERS17pb113-PT-2-CTLFireability-12 sara is running.
67 EF SRCH 13/3200 1/5 RERS17pb113-PT-2-CTLFireability-12 186 m, 37 m/sec, 186 t fired, .
Time elapsed: 413 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:810
/home/mcc/BenchKit/bin//../lola/bin//../BenchKit_head.sh: line 63: 370 Killed lola --conf=$BIN_DIR/configfiles/ctlfireabilityconf --formula=$DIR/CTLFireability.xml --verdictfile=$DIR/GenericPropertiesVerdict.xml $DIR/model.pnml
sara: place or transition ordering is non-deterministic
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="RERS17pb113-PT-2"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lola"
echo " Input is RERS17pb113-PT-2, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r326-tall-167889197900010"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/RERS17pb113-PT-2.tgz
mv RERS17pb113-PT-2 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;