About the Execution of LoLA for RERS17pb113-PT-1
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 16197.392 | 3600000.00 | 4915888.00 | 31223.60 | ??F?FFF?FFFFFFFF | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2023-input.r326-tall-167889197900004.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
......................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lola
Input is RERS17pb113-PT-1, examination is LTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r326-tall-167889197900004
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 15M
-rw-r--r-- 1 mcc users 4.6K Feb 26 18:12 CTLCardinality.txt
-rw-r--r-- 1 mcc users 42K Feb 26 18:12 CTLCardinality.xml
-rw-r--r-- 1 mcc users 7.3K Feb 26 18:09 CTLFireability.txt
-rw-r--r-- 1 mcc users 53K Feb 26 18:09 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:41 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.4K Jan 29 11:41 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.2K Feb 25 16:37 LTLCardinality.txt
-rw-r--r-- 1 mcc users 21K Feb 25 16:37 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.8K Feb 25 16:37 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K Feb 25 16:37 LTLFireability.xml
-rw-r--r-- 1 mcc users 9.4K Feb 26 18:16 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 96K Feb 26 18:16 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 11K Feb 26 18:13 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 65K Feb 26 18:13 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Feb 25 16:37 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Feb 25 16:37 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 equiv_col
-rw-r--r-- 1 mcc users 2 Mar 5 18:23 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 iscolored
-rw-r--r-- 1 mcc users 15M Mar 5 18:23 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME RERS17pb113-PT-1-LTLFireability-00
FORMULA_NAME RERS17pb113-PT-1-LTLFireability-01
FORMULA_NAME RERS17pb113-PT-1-LTLFireability-02
FORMULA_NAME RERS17pb113-PT-1-LTLFireability-03
FORMULA_NAME RERS17pb113-PT-1-LTLFireability-04
FORMULA_NAME RERS17pb113-PT-1-LTLFireability-05
FORMULA_NAME RERS17pb113-PT-1-LTLFireability-06
FORMULA_NAME RERS17pb113-PT-1-LTLFireability-07
FORMULA_NAME RERS17pb113-PT-1-LTLFireability-08
FORMULA_NAME RERS17pb113-PT-1-LTLFireability-09
FORMULA_NAME RERS17pb113-PT-1-LTLFireability-10
FORMULA_NAME RERS17pb113-PT-1-LTLFireability-11
FORMULA_NAME RERS17pb113-PT-1-LTLFireability-12
FORMULA_NAME RERS17pb113-PT-1-LTLFireability-13
FORMULA_NAME RERS17pb113-PT-1-LTLFireability-14
FORMULA_NAME RERS17pb113-PT-1-LTLFireability-15
=== Now, execution of the tool begins
BK_START 1678929972373
bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lola
BK_EXAMINATION=LTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=RERS17pb113-PT-1
Not applying reductions.
Model is PT
LTLFireability PT
starting LoLA
BK_INPUT RERS17pb113-PT-1
BK_EXAMINATION: LTLFireability
bin directory: /home/mcc/BenchKit/bin//../lola/bin/
current directory: /home/mcc/execution
LTLFireability
FORMULA RERS17pb113-PT-1-LTLFireability-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA RERS17pb113-PT-1-LTLFireability-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA RERS17pb113-PT-1-LTLFireability-04 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA RERS17pb113-PT-1-LTLFireability-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA RERS17pb113-PT-1-LTLFireability-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA RERS17pb113-PT-1-LTLFireability-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA RERS17pb113-PT-1-LTLFireability-02 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA RERS17pb113-PT-1-LTLFireability-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA RERS17pb113-PT-1-LTLFireability-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA RERS17pb113-PT-1-LTLFireability-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA RERS17pb113-PT-1-LTLFireability-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA RERS17pb113-PT-1-LTLFireability-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
TIME LIMIT: Killed by timeout after 3600 seconds
MemTotal: 16393216 kB
MemFree: 153828 kB
After kill :
MemTotal: 16393216 kB
MemFree: 16260936 kB
BK_TIME_CONFINEMENT_REACHED
--------------------
content from stderr:
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/LTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:433
lola: rewrite Frontend/Parser/formula_rewrite.k:379
lola: rewrite Frontend/Parser/formula_rewrite.k:346
lola: rewrite Frontend/Parser/formula_rewrite.k:373
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:436
lola: rewrite Frontend/Parser/formula_rewrite.k:521
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:346
lola: rewrite Frontend/Parser/formula_rewrite.k:521
lola: rewrite Frontend/Parser/formula_rewrite.k:436
lola: rewrite Frontend/Parser/formula_rewrite.k:373
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:436
lola: rewrite Frontend/Parser/formula_rewrite.k:521
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:535
lola: rewrite Frontend/Parser/formula_rewrite.k:430
lola: rewrite Frontend/Parser/formula_rewrite.k:373
lola: rewrite Frontend/Parser/formula_rewrite.k:421
lola: rewrite Frontend/Parser/formula_rewrite.k:427
lola: rewrite Frontend/Parser/formula_rewrite.k:370
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:535
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:433
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:349
lola: rewrite Frontend/Parser/formula_rewrite.k:376
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:346
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:352
lola: rewrite Frontend/Parser/formula_rewrite.k:349
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:433
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:346
lola: rewrite Frontend/Parser/formula_rewrite.k:352
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:379
lola: rewrite Frontend/Parser/formula_rewrite.k:379
lola: rewrite Frontend/Parser/formula_rewrite.k:373
lola: rewrite Frontend/Parser/formula_rewrite.k:427
lola: rewrite Frontend/Parser/formula_rewrite.k:433
lola: rewrite Frontend/Parser/formula_rewrite.k:379
lola: rewrite Frontend/Parser/formula_rewrite.k:373
lola: rewrite Frontend/Parser/formula_rewrite.k:379
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:421
lola: rewrite Frontend/Parser/formula_rewrite.k:535
lola: rewrite Frontend/Parser/formula_rewrite.k:250
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-04: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-08: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-14: F 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 17 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-04: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-08: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-14: F 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 22 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 12.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-04: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-08: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-14: F 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 27 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-02: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-04: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-08: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-14: F 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 32 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 12.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-04: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-08: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-14: F 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 37 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-04: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-08: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-14: F 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 42 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-04: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-08: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-14: F 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 47 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 12.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-04: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-08: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-14: F 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 52 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-04: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-08: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-14: F 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 57 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 11.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-04: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-08: CONJ 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-14: F 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 62 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-04: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-08: CONJ 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-14: F 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 67 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 12.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-04: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-08: CONJ 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-14: F 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 72 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-04: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-08: CONJ 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-14: F 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 77 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-04: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-08: CONJ 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-14: F 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 82 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 12.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-04: CONJ 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-08: CONJ 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-14: F 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 87 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-04: CONJ 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-08: CONJ 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-14: F 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 92 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 13.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-04: CONJ 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-08: CONJ 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-14: F 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 97 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-04: CONJ 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-08: CONJ 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-14: F 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 102 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-04: CONJ 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-08: CONJ 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-14: F 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 107 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 12.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-08: CONJ 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-14: F 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 112 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-08: CONJ 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-14: F 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 117 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 12.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-08: CONJ 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-14: F 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 122 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-08: CONJ 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-14: F 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 127 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-08: CONJ 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-14: F 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 132 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 12.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-08: CONJ 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-14: F 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 137 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-08: CONJ 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-13: CONJ 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-14: F 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 142 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 12.000000 secs.
lola: LAUNCH INITIAL
lola: LAUNCH task # 31 (type CNST) for 28 RERS17pb113-PT-1-LTLFireability-08
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: FINISHED task # 31 (type CNST) for RERS17pb113-PT-1-LTLFireability-08
lola: result : true
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-08: CONJ 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-13: CONJ 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-14: F 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 147 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-08: CONJ 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-13: CONJ 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-14: F 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 152 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 13.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-08: CONJ 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-13: CONJ 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-14: F 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 157 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-08: CONJ 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-13: CONJ 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-14: F 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 162 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-08: CONJ 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-13: CONJ 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-14: F 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 167 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 12.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-08: CONJ 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-13: CONJ 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-14: F 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 172 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-08: CONJ 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-13: CONJ 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-14: F 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 177 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-08: CONJ 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-13: CONJ 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-14: F 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 182 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 13.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-08: CONJ 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-13: CONJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-1-LTLFireability-14: F 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 187 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-08: CONJ 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-09: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-13: CONJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-1-LTLFireability-14: F 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 192 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 12.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-08: CONJ 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-13: CONJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-1-LTLFireability-14: F 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 197 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-08: CONJ 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-13: CONJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-1-LTLFireability-14: F 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 202 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-08: CONJ 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-13: CONJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-1-LTLFireability-14: F 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 207 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 12.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-08: CONJ 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-13: CONJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-1-LTLFireability-14: F 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 212 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-08: CONJ 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-13: CONJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-1-LTLFireability-14: F 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 217 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-08: CONJ 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-13: CONJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-1-LTLFireability-14: F 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 222 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-08: CONJ 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-13: CONJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-1-LTLFireability-14: F 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 227 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-08: CONJ 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-13: CONJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-1-LTLFireability-14: F 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 232 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-08: CONJ 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-13: CONJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-1-LTLFireability-14: F 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 237 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-08: CONJ 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-13: CONJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-1-LTLFireability-14: F 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 242 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-08: CONJ 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-13: CONJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-1-LTLFireability-14: F 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 247 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-08: CONJ 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-13: CONJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-1-LTLFireability-14: F 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 252 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-08: CONJ 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-13: CONJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-1-LTLFireability-14: F 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 257 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-08: CONJ 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-13: CONJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-1-LTLFireability-14: F 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 262 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-08: CONJ 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-13: CONJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-1-LTLFireability-14: F 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 267 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-08: CONJ 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-13: CONJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-1-LTLFireability-14: F 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 272 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-08: CONJ 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-13: CONJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-1-LTLFireability-14: F 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 277 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-08: CONJ 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-13: CONJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-1-LTLFireability-14: F 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 282 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-08: CONJ 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-13: CONJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-1-LTLFireability-14: F 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 287 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-08: CONJ 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-13: CONJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-1-LTLFireability-14: F 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 292 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-08: CONJ 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-13: CONJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-1-LTLFireability-14: F 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 297 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-08: CONJ 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-13: CONJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-1-LTLFireability-14: F 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 302 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-08: CONJ 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-13: CONJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-1-LTLFireability-14: F 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 307 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-08: CONJ 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-13: CONJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-1-LTLFireability-14: F 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 312 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-08: CONJ 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-13: CONJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-1-LTLFireability-14: F 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 317 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 110.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-08: CONJ 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-13: CONJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-1-LTLFireability-14: F 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 322 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-08: CONJ 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-13: CONJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-1-LTLFireability-14: F 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 327 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
RERS17pb113-PT-1-LTLFireability-08: CONJ 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-13: CONJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-1-LTLFireability-14: F 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 332 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 17.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-08: CONJ 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-13: CONJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-1-LTLFireability-14: F 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 337 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-08: CONJ 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-13: CONJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-1-LTLFireability-14: F 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 342 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-08: CONJ 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-13: CONJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-1-LTLFireability-14: F 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 347 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: LAUNCH task # 58 (type EXCL) for 57 RERS17pb113-PT-1-LTLFireability-15
lola: time limit : 180 sec
lola: memory limit: 32 pages
lola: FINISHED task # 58 (type EXCL) for RERS17pb113-PT-1-LTLFireability-15
lola: result : false
lola: markings : 1812
lola: fired transitions : 1813
lola: time used : 0.000000
lola: memory pages used : 1
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-08: CONJ 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-09: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-13: CONJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-1-LTLFireability-14: F 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 352 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
lola: LAUNCH task # 33 (type EXCL) for 28 RERS17pb113-PT-1-LTLFireability-08
lola: time limit : 191 sec
lola: memory limit: 32 pages
lola: FINISHED task # 33 (type EXCL) for RERS17pb113-PT-1-LTLFireability-08
lola: result : false
lola: markings : 1810
lola: fired transitions : 1810
lola: time used : 1.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:749
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 60 (type EXCL) for 47 RERS17pb113-PT-1-LTLFireability-13
lola: time limit : 202 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-04: CONJ 0 0 0 0 2 0 0 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-13: CONJ 0 0 1 0 2 0 0 0
RERS17pb113-PT-1-LTLFireability-14: F 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 EG EXCL 3/202 1/32 RERS17pb113-PT-1-LTLFireability-13 5 m, 1 m/sec, 4 t fired, .
Time elapsed: 357 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 16
lola: rewrite Frontend/Parser/formula_rewrite.k:749
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: LAUNCH task # 63 (type FNDP) for 12 RERS17pb113-PT-1-LTLFireability-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 64 (type EQUN) for 12 RERS17pb113-PT-1-LTLFireability-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 66 (type SRCH) for 12 RERS17pb113-PT-1-LTLFireability-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: FINISHED task # 66 (type SRCH) for RERS17pb113-PT-1-LTLFireability-04
lola: result : unknown
lola: time used : 0.000000
lola: memory pages used : 1
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-04: CONJ 0 2 2 0 3 0 0 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-13: CONJ 0 1 1 0 2 0 0 0
RERS17pb113-PT-1-LTLFireability-14: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 EG EXCL 8/202 1/32 RERS17pb113-PT-1-LTLFireability-13 137 m, 26 m/sec, 136 t fired, .
63 EF FNDP 1/3239 0/5 RERS17pb113-PT-1-LTLFireability-04 59 t fired, 1 attempts, .
64 EF STEQ 1/3239 0/5 RERS17pb113-PT-1-LTLFireability-04 sara not yet started (preprocessing).
Time elapsed: 362 secs. Pages in use: 2
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-04: CONJ 0 2 2 0 3 0 0 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-13: CONJ 0 1 1 0 2 0 0 0
RERS17pb113-PT-1-LTLFireability-14: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 EG EXCL 16/202 1/32 RERS17pb113-PT-1-LTLFireability-13 155 m, 3 m/sec, 154 t fired, .
63 EF FNDP 9/3239 0/5 RERS17pb113-PT-1-LTLFireability-04 100 t fired, 1 attempts, .
64 EF STEQ 9/3239 0/5 RERS17pb113-PT-1-LTLFireability-04 sara is running.
Time elapsed: 370 secs. Pages in use: 2
# running tasks: 3 of 4 Visible: 16
sara: try reading problem file /home/mcc/execution/LTLFireability-64.sara.
lola: FINISHED task # 63 (type FNDP) for RERS17pb113-PT-1-LTLFireability-04
lola: result : true
lola: fired transitions : 343
lola: tried executions : 1
lola: time used : 11.000000
lola: memory pages used : 0
lola: CANCELED task # 64 (type EQUN) for RERS17pb113-PT-1-LTLFireability-04 (obsolete)
lola: FINISHED task # 64 (type EQUN) for RERS17pb113-PT-1-LTLFireability-04
lola: result : unknown
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-13: CONJ 0 1 1 0 2 0 0 0
RERS17pb113-PT-1-LTLFireability-14: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 EG EXCL 21/231 1/32 RERS17pb113-PT-1-LTLFireability-13 472 m, 63 m/sec, 471 t fired, .
Time elapsed: 375 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-13: CONJ 0 1 1 0 2 0 0 0
RERS17pb113-PT-1-LTLFireability-14: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 EG EXCL 26/231 1/32 RERS17pb113-PT-1-LTLFireability-13 822 m, 70 m/sec, 821 t fired, .
Time elapsed: 380 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-13: CONJ 0 1 1 0 2 0 0 0
RERS17pb113-PT-1-LTLFireability-14: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 EG EXCL 31/231 1/32 RERS17pb113-PT-1-LTLFireability-13 1187 m, 73 m/sec, 1186 t fired, .
Time elapsed: 385 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-13: CONJ 0 1 1 0 2 0 0 0
RERS17pb113-PT-1-LTLFireability-14: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 EG EXCL 36/231 1/32 RERS17pb113-PT-1-LTLFireability-13 1573 m, 77 m/sec, 1572 t fired, .
Time elapsed: 390 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-13: CONJ 0 1 1 0 2 0 0 0
RERS17pb113-PT-1-LTLFireability-14: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 EG EXCL 41/231 1/32 RERS17pb113-PT-1-LTLFireability-13 1929 m, 71 m/sec, 1928 t fired, .
Time elapsed: 395 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-13: CONJ 0 1 1 0 2 0 0 0
RERS17pb113-PT-1-LTLFireability-14: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 EG EXCL 46/231 1/32 RERS17pb113-PT-1-LTLFireability-13 2315 m, 77 m/sec, 2314 t fired, .
Time elapsed: 400 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-09: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-11: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-13: CONJ 0 1 1 0 2 0 0 0
RERS17pb113-PT-1-LTLFireability-14: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
60 EG EXCL 51/231 1/32 RERS17pb113-PT-1-LTLFireability-13 2690 m, 75 m/sec, 2689 t fired, .
Time elapsed: 405 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 16
lola: FINISHED task # 60 (type EXCL) for RERS17pb113-PT-1-LTLFireability-13
lola: result : true
lola: markings : 2850
lola: fired transitions : 2850
lola: time used : 54.000000
lola: memory pages used : 1
lola: LAUNCH task # 42 (type EXCL) for 41 RERS17pb113-PT-1-LTLFireability-11
lola: time limit : 266 sec
lola: memory limit: 32 pages
lola: FINISHED task # 42 (type EXCL) for RERS17pb113-PT-1-LTLFireability-11
lola: result : false
lola: markings : 1810
lola: fired transitions : 1810
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 36 (type EXCL) for 35 RERS17pb113-PT-1-LTLFireability-09
lola: time limit : 290 sec
lola: memory limit: 32 pages
lola: FINISHED task # 36 (type EXCL) for RERS17pb113-PT-1-LTLFireability-09
lola: result : false
lola: markings : 1810
lola: fired transitions : 1810
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 26 (type EXCL) for 25 RERS17pb113-PT-1-LTLFireability-07
lola: time limit : 319 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-14: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 LTL EXCL 2/319 1/32 RERS17pb113-PT-1-LTLFireability-07 56446 m, 11289 m/sec, 235433 t fired, .
Time elapsed: 410 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-14: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 LTL EXCL 7/319 2/32 RERS17pb113-PT-1-LTLFireability-07 174516 m, 23614 m/sec, 978972 t fired, .
Time elapsed: 415 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-14: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 LTL EXCL 12/319 3/32 RERS17pb113-PT-1-LTLFireability-07 291800 m, 23456 m/sec, 1756593 t fired, .
Time elapsed: 420 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-14: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 LTL EXCL 17/319 3/32 RERS17pb113-PT-1-LTLFireability-07 401753 m, 21990 m/sec, 2592326 t fired, .
Time elapsed: 425 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-14: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 LTL EXCL 22/319 4/32 RERS17pb113-PT-1-LTLFireability-07 514185 m, 22486 m/sec, 3349199 t fired, .
Time elapsed: 430 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-14: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 LTL EXCL 27/319 5/32 RERS17pb113-PT-1-LTLFireability-07 620458 m, 21254 m/sec, 4150724 t fired, .
Time elapsed: 435 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-14: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 LTL EXCL 32/319 5/32 RERS17pb113-PT-1-LTLFireability-07 727478 m, 21404 m/sec, 4991916 t fired, .
Time elapsed: 440 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-14: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 LTL EXCL 37/319 6/32 RERS17pb113-PT-1-LTLFireability-07 831811 m, 20866 m/sec, 5868721 t fired, .
Time elapsed: 445 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-14: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 LTL EXCL 42/319 7/32 RERS17pb113-PT-1-LTLFireability-07 942881 m, 22214 m/sec, 6694102 t fired, .
Time elapsed: 450 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-14: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 LTL EXCL 47/319 8/32 RERS17pb113-PT-1-LTLFireability-07 1055485 m, 22520 m/sec, 7515028 t fired, .
Time elapsed: 455 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-14: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 LTL EXCL 52/319 8/32 RERS17pb113-PT-1-LTLFireability-07 1167551 m, 22413 m/sec, 8337094 t fired, .
Time elapsed: 460 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-14: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 LTL EXCL 57/319 9/32 RERS17pb113-PT-1-LTLFireability-07 1283985 m, 23286 m/sec, 9113572 t fired, .
Time elapsed: 465 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-14: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 LTL EXCL 62/319 10/32 RERS17pb113-PT-1-LTLFireability-07 1395415 m, 22286 m/sec, 9951754 t fired, .
Time elapsed: 470 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-14: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 LTL EXCL 67/319 11/32 RERS17pb113-PT-1-LTLFireability-07 1505470 m, 22011 m/sec, 10796996 t fired, .
Time elapsed: 475 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-14: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 LTL EXCL 72/319 11/32 RERS17pb113-PT-1-LTLFireability-07 1609608 m, 20827 m/sec, 11681319 t fired, .
Time elapsed: 480 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-14: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 LTL EXCL 77/319 12/32 RERS17pb113-PT-1-LTLFireability-07 1716362 m, 21350 m/sec, 12558547 t fired, .
Time elapsed: 485 secs. Pages in use: 12
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-14: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 LTL EXCL 82/319 13/32 RERS17pb113-PT-1-LTLFireability-07 1824655 m, 21658 m/sec, 13391621 t fired, .
Time elapsed: 490 secs. Pages in use: 13
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-14: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 LTL EXCL 87/319 14/32 RERS17pb113-PT-1-LTLFireability-07 1927222 m, 20513 m/sec, 14284388 t fired, .
Time elapsed: 495 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-14: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 LTL EXCL 92/319 14/32 RERS17pb113-PT-1-LTLFireability-07 2033064 m, 21168 m/sec, 15203972 t fired, .
Time elapsed: 500 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-14: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 LTL EXCL 97/319 15/32 RERS17pb113-PT-1-LTLFireability-07 2132636 m, 19914 m/sec, 16161815 t fired, .
Time elapsed: 505 secs. Pages in use: 15
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-14: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 LTL EXCL 102/319 16/32 RERS17pb113-PT-1-LTLFireability-07 2234535 m, 20379 m/sec, 17069588 t fired, .
Time elapsed: 510 secs. Pages in use: 16
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-14: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 LTL EXCL 107/319 16/32 RERS17pb113-PT-1-LTLFireability-07 2342362 m, 21565 m/sec, 17929679 t fired, .
Time elapsed: 515 secs. Pages in use: 16
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-14: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 LTL EXCL 112/319 17/32 RERS17pb113-PT-1-LTLFireability-07 2451087 m, 21745 m/sec, 18746528 t fired, .
Time elapsed: 520 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-14: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 LTL EXCL 117/319 18/32 RERS17pb113-PT-1-LTLFireability-07 2563456 m, 22473 m/sec, 19550620 t fired, .
Time elapsed: 525 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-14: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 LTL EXCL 122/319 19/32 RERS17pb113-PT-1-LTLFireability-07 2671169 m, 21542 m/sec, 20415372 t fired, .
Time elapsed: 530 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-14: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 LTL EXCL 127/319 19/32 RERS17pb113-PT-1-LTLFireability-07 2782602 m, 22286 m/sec, 21154774 t fired, .
Time elapsed: 535 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-14: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 LTL EXCL 132/319 20/32 RERS17pb113-PT-1-LTLFireability-07 2885295 m, 20538 m/sec, 21969501 t fired, .
Time elapsed: 540 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-14: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 LTL EXCL 137/319 21/32 RERS17pb113-PT-1-LTLFireability-07 2990459 m, 21032 m/sec, 22774343 t fired, .
Time elapsed: 545 secs. Pages in use: 21
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-14: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 LTL EXCL 142/319 21/32 RERS17pb113-PT-1-LTLFireability-07 3093889 m, 20686 m/sec, 23579433 t fired, .
Time elapsed: 550 secs. Pages in use: 21
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-14: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 LTL EXCL 147/319 22/32 RERS17pb113-PT-1-LTLFireability-07 3194201 m, 20062 m/sec, 24438663 t fired, .
Time elapsed: 555 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-14: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 LTL EXCL 152/319 23/32 RERS17pb113-PT-1-LTLFireability-07 3292572 m, 19674 m/sec, 25324427 t fired, .
Time elapsed: 560 secs. Pages in use: 23
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-14: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 LTL EXCL 157/319 23/32 RERS17pb113-PT-1-LTLFireability-07 3398147 m, 21115 m/sec, 26140731 t fired, .
Time elapsed: 565 secs. Pages in use: 23
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-14: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 LTL EXCL 162/319 24/32 RERS17pb113-PT-1-LTLFireability-07 3511332 m, 22637 m/sec, 26896419 t fired, .
Time elapsed: 570 secs. Pages in use: 24
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-14: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 LTL EXCL 167/319 25/32 RERS17pb113-PT-1-LTLFireability-07 3614808 m, 20695 m/sec, 27697125 t fired, .
Time elapsed: 575 secs. Pages in use: 25
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-14: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 LTL EXCL 172/319 26/32 RERS17pb113-PT-1-LTLFireability-07 3719872 m, 21012 m/sec, 28500556 t fired, .
Time elapsed: 580 secs. Pages in use: 26
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-14: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 LTL EXCL 177/319 26/32 RERS17pb113-PT-1-LTLFireability-07 3825868 m, 21199 m/sec, 29305178 t fired, .
Time elapsed: 585 secs. Pages in use: 26
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-14: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 LTL EXCL 182/319 27/32 RERS17pb113-PT-1-LTLFireability-07 3925686 m, 19963 m/sec, 30182595 t fired, .
Time elapsed: 590 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-14: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 LTL EXCL 187/319 28/32 RERS17pb113-PT-1-LTLFireability-07 4025566 m, 19976 m/sec, 31044788 t fired, .
Time elapsed: 595 secs. Pages in use: 28
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-14: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 LTL EXCL 192/319 28/32 RERS17pb113-PT-1-LTLFireability-07 4129902 m, 20867 m/sec, 31852504 t fired, .
Time elapsed: 600 secs. Pages in use: 28
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-14: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 LTL EXCL 197/319 29/32 RERS17pb113-PT-1-LTLFireability-07 4237892 m, 21598 m/sec, 32627098 t fired, .
Time elapsed: 605 secs. Pages in use: 29
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-14: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 LTL EXCL 202/319 30/32 RERS17pb113-PT-1-LTLFireability-07 4344781 m, 21377 m/sec, 33391204 t fired, .
Time elapsed: 610 secs. Pages in use: 30
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-14: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 LTL EXCL 207/319 30/32 RERS17pb113-PT-1-LTLFireability-07 4445176 m, 20079 m/sec, 34214250 t fired, .
Time elapsed: 615 secs. Pages in use: 30
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-14: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 LTL EXCL 212/319 31/32 RERS17pb113-PT-1-LTLFireability-07 4550916 m, 21148 m/sec, 34985988 t fired, .
Time elapsed: 620 secs. Pages in use: 31
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-14: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 LTL EXCL 217/319 32/32 RERS17pb113-PT-1-LTLFireability-07 4652097 m, 20236 m/sec, 35814531 t fired, .
Time elapsed: 625 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-14: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 LTL EXCL 222/319 32/32 RERS17pb113-PT-1-LTLFireability-07 4748033 m, 19187 m/sec, 36684665 t fired, .
Time elapsed: 630 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 26 (type EXCL) for RERS17pb113-PT-1-LTLFireability-07 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-14: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 635 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 10 (type EXCL) for 9 RERS17pb113-PT-1-LTLFireability-03
lola: time limit : 329 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-14: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 5/329 1/32 RERS17pb113-PT-1-LTLFireability-03 121477 m, 24295 m/sec, 735092 t fired, .
Time elapsed: 640 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-14: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 10/329 2/32 RERS17pb113-PT-1-LTLFireability-03 239347 m, 23574 m/sec, 1540754 t fired, .
Time elapsed: 645 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-14: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 15/329 3/32 RERS17pb113-PT-1-LTLFireability-03 353921 m, 22914 m/sec, 2358738 t fired, .
Time elapsed: 650 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-14: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 20/329 4/32 RERS17pb113-PT-1-LTLFireability-03 463226 m, 21861 m/sec, 3187509 t fired, .
Time elapsed: 655 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-14: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 25/329 5/32 RERS17pb113-PT-1-LTLFireability-03 569863 m, 21327 m/sec, 4072698 t fired, .
Time elapsed: 660 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-14: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 30/329 5/32 RERS17pb113-PT-1-LTLFireability-03 681188 m, 22265 m/sec, 4913903 t fired, .
Time elapsed: 665 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-14: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 35/329 6/32 RERS17pb113-PT-1-LTLFireability-03 793997 m, 22561 m/sec, 5709377 t fired, .
Time elapsed: 670 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-14: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 40/329 7/32 RERS17pb113-PT-1-LTLFireability-03 908346 m, 22869 m/sec, 6498485 t fired, .
Time elapsed: 675 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-14: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 45/329 8/32 RERS17pb113-PT-1-LTLFireability-03 1016239 m, 21578 m/sec, 7350234 t fired, .
Time elapsed: 680 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-14: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 50/329 8/32 RERS17pb113-PT-1-LTLFireability-03 1123371 m, 21426 m/sec, 8236869 t fired, .
Time elapsed: 685 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-14: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 55/329 9/32 RERS17pb113-PT-1-LTLFireability-03 1231393 m, 21604 m/sec, 9090142 t fired, .
Time elapsed: 690 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-14: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 60/329 10/32 RERS17pb113-PT-1-LTLFireability-03 1334901 m, 20701 m/sec, 9993072 t fired, .
Time elapsed: 695 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-14: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 65/329 11/32 RERS17pb113-PT-1-LTLFireability-03 1434781 m, 19976 m/sec, 10946988 t fired, .
Time elapsed: 700 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-14: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 70/329 11/32 RERS17pb113-PT-1-LTLFireability-03 1539967 m, 21037 m/sec, 11812317 t fired, .
Time elapsed: 705 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-14: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 75/329 12/32 RERS17pb113-PT-1-LTLFireability-03 1649218 m, 21850 m/sec, 12641519 t fired, .
Time elapsed: 710 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-14: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 80/329 13/32 RERS17pb113-PT-1-LTLFireability-03 1759807 m, 22117 m/sec, 13475905 t fired, .
Time elapsed: 715 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-14: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 85/329 14/32 RERS17pb113-PT-1-LTLFireability-03 1867998 m, 21638 m/sec, 14245833 t fired, .
Time elapsed: 720 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-14: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 90/329 14/32 RERS17pb113-PT-1-LTLFireability-03 1971217 m, 20643 m/sec, 15061909 t fired, .
Time elapsed: 725 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-14: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 95/329 15/32 RERS17pb113-PT-1-LTLFireability-03 2074611 m, 20678 m/sec, 15867654 t fired, .
Time elapsed: 730 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-14: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 100/329 16/32 RERS17pb113-PT-1-LTLFireability-03 2171771 m, 19432 m/sec, 16728220 t fired, .
Time elapsed: 735 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-14: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 105/329 17/32 RERS17pb113-PT-1-LTLFireability-03 2275889 m, 20823 m/sec, 17529958 t fired, .
Time elapsed: 740 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-14: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 110/329 17/32 RERS17pb113-PT-1-LTLFireability-03 2383503 m, 21522 m/sec, 18287342 t fired, .
Time elapsed: 745 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-14: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 115/329 18/32 RERS17pb113-PT-1-LTLFireability-03 2487073 m, 20714 m/sec, 19085306 t fired, .
Time elapsed: 750 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-14: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 120/329 19/32 RERS17pb113-PT-1-LTLFireability-03 2587930 m, 20171 m/sec, 19903883 t fired, .
Time elapsed: 755 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-14: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 125/329 19/32 RERS17pb113-PT-1-LTLFireability-03 2683824 m, 19178 m/sec, 20752825 t fired, .
Time elapsed: 760 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-14: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 130/329 20/32 RERS17pb113-PT-1-LTLFireability-03 2789850 m, 21205 m/sec, 21528417 t fired, .
Time elapsed: 765 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-14: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 135/329 21/32 RERS17pb113-PT-1-LTLFireability-03 2894393 m, 20908 m/sec, 22288376 t fired, .
Time elapsed: 770 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-14: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 140/329 22/32 RERS17pb113-PT-1-LTLFireability-03 2994795 m, 20080 m/sec, 23072144 t fired, .
Time elapsed: 775 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-14: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 145/329 22/32 RERS17pb113-PT-1-LTLFireability-03 3094849 m, 20010 m/sec, 23867202 t fired, .
Time elapsed: 780 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-14: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 150/329 23/32 RERS17pb113-PT-1-LTLFireability-03 3187901 m, 18610 m/sec, 24702470 t fired, .
Time elapsed: 785 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-14: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 155/329 24/32 RERS17pb113-PT-1-LTLFireability-03 3287817 m, 19983 m/sec, 25499207 t fired, .
Time elapsed: 790 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-14: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 160/329 24/32 RERS17pb113-PT-1-LTLFireability-03 3383055 m, 19047 m/sec, 26322222 t fired, .
Time elapsed: 795 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-14: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 165/329 25/32 RERS17pb113-PT-1-LTLFireability-03 3482231 m, 19835 m/sec, 27098488 t fired, .
Time elapsed: 800 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-14: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 170/329 26/32 RERS17pb113-PT-1-LTLFireability-03 3585146 m, 20583 m/sec, 27857857 t fired, .
Time elapsed: 805 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-14: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 175/329 26/32 RERS17pb113-PT-1-LTLFireability-03 3685701 m, 20111 m/sec, 28642562 t fired, .
Time elapsed: 810 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-14: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 180/329 27/32 RERS17pb113-PT-1-LTLFireability-03 3781803 m, 19220 m/sec, 29451002 t fired, .
Time elapsed: 815 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-14: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 185/329 28/32 RERS17pb113-PT-1-LTLFireability-03 3877283 m, 19096 m/sec, 30272306 t fired, .
Time elapsed: 820 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-14: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 190/329 28/32 RERS17pb113-PT-1-LTLFireability-03 3978969 m, 20337 m/sec, 31039600 t fired, .
Time elapsed: 825 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-14: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 195/329 29/32 RERS17pb113-PT-1-LTLFireability-03 4074709 m, 19148 m/sec, 31852285 t fired, .
Time elapsed: 830 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-14: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 200/329 30/32 RERS17pb113-PT-1-LTLFireability-03 4166573 m, 18372 m/sec, 32644906 t fired, .
Time elapsed: 835 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-14: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 205/329 30/32 RERS17pb113-PT-1-LTLFireability-03 4267407 m, 20166 m/sec, 33354117 t fired, .
Time elapsed: 840 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-14: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 210/329 31/32 RERS17pb113-PT-1-LTLFireability-03 4361635 m, 18845 m/sec, 34100032 t fired, .
Time elapsed: 845 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-14: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 215/329 32/32 RERS17pb113-PT-1-LTLFireability-03 4465923 m, 20857 m/sec, 34818260 t fired, .
Time elapsed: 850 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-14: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 LTL EXCL 220/329 32/32 RERS17pb113-PT-1-LTLFireability-03 4565305 m, 19876 m/sec, 35579170 t fired, .
Time elapsed: 855 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 10 (type EXCL) for RERS17pb113-PT-1-LTLFireability-03 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-02: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-14: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 860 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 7 (type EXCL) for 6 RERS17pb113-PT-1-LTLFireability-02
lola: time limit : 342 sec
lola: memory limit: 32 pages
lola: FINISHED task # 7 (type EXCL) for RERS17pb113-PT-1-LTLFireability-02
lola: result : false
lola: markings : 1811
lola: fired transitions : 1812
lola: time used : 1.000000
lola: memory pages used : 1
lola: LAUNCH task # 4 (type EXCL) for 3 RERS17pb113-PT-1-LTLFireability-01
lola: time limit : 391 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-14: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 LTL EXCL 4/391 1/32 RERS17pb113-PT-1-LTLFireability-01 104400 m, 20880 m/sec, 659067 t fired, .
Time elapsed: 865 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-14: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 LTL EXCL 9/391 2/32 RERS17pb113-PT-1-LTLFireability-01 213501 m, 21820 m/sec, 1454953 t fired, .
Time elapsed: 870 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-14: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 LTL EXCL 14/391 3/32 RERS17pb113-PT-1-LTLFireability-01 316973 m, 20694 m/sec, 2272587 t fired, .
Time elapsed: 875 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-14: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 LTL EXCL 19/391 4/32 RERS17pb113-PT-1-LTLFireability-01 424788 m, 21563 m/sec, 3034072 t fired, .
Time elapsed: 880 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-14: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 LTL EXCL 24/391 5/32 RERS17pb113-PT-1-LTLFireability-01 529733 m, 20989 m/sec, 3857248 t fired, .
Time elapsed: 885 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-14: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 LTL EXCL 29/391 5/32 RERS17pb113-PT-1-LTLFireability-01 632950 m, 20643 m/sec, 4699186 t fired, .
Time elapsed: 890 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-14: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 LTL EXCL 34/391 6/32 RERS17pb113-PT-1-LTLFireability-01 733061 m, 20022 m/sec, 5607601 t fired, .
Time elapsed: 895 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-14: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 LTL EXCL 39/391 7/32 RERS17pb113-PT-1-LTLFireability-01 839187 m, 21225 m/sec, 6419501 t fired, .
Time elapsed: 900 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-14: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 LTL EXCL 44/391 8/32 RERS17pb113-PT-1-LTLFireability-01 944060 m, 20974 m/sec, 7198825 t fired, .
Time elapsed: 905 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-14: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 LTL EXCL 49/391 8/32 RERS17pb113-PT-1-LTLFireability-01 1043297 m, 19847 m/sec, 7982334 t fired, .
Time elapsed: 910 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-14: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 LTL EXCL 54/391 9/32 RERS17pb113-PT-1-LTLFireability-01 1140788 m, 19498 m/sec, 8780245 t fired, .
Time elapsed: 915 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-14: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 LTL EXCL 59/391 10/32 RERS17pb113-PT-1-LTLFireability-01 1242303 m, 20303 m/sec, 9534241 t fired, .
Time elapsed: 920 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-14: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 LTL EXCL 64/391 11/32 RERS17pb113-PT-1-LTLFireability-01 1337994 m, 19138 m/sec, 10338371 t fired, .
Time elapsed: 925 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-14: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 LTL EXCL 69/391 11/32 RERS17pb113-PT-1-LTLFireability-01 1439148 m, 20230 m/sec, 11080633 t fired, .
Time elapsed: 930 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-14: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 LTL EXCL 74/391 12/32 RERS17pb113-PT-1-LTLFireability-01 1537777 m, 19725 m/sec, 11858535 t fired, .
Time elapsed: 935 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-14: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 LTL EXCL 79/391 13/32 RERS17pb113-PT-1-LTLFireability-01 1632909 m, 19026 m/sec, 12659523 t fired, .
Time elapsed: 940 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-14: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 LTL EXCL 84/391 14/32 RERS17pb113-PT-1-LTLFireability-01 1727595 m, 18937 m/sec, 13458914 t fired, .
Time elapsed: 945 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-14: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 LTL EXCL 89/391 14/32 RERS17pb113-PT-1-LTLFireability-01 1828757 m, 20232 m/sec, 14216815 t fired, .
Time elapsed: 950 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-14: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 LTL EXCL 94/391 15/32 RERS17pb113-PT-1-LTLFireability-01 1922443 m, 18737 m/sec, 15010972 t fired, .
Time elapsed: 955 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-14: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 LTL EXCL 99/391 16/32 RERS17pb113-PT-1-LTLFireability-01 2019600 m, 19431 m/sec, 15769294 t fired, .
Time elapsed: 960 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-14: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 LTL EXCL 104/391 16/32 RERS17pb113-PT-1-LTLFireability-01 2114626 m, 19005 m/sec, 16542511 t fired, .
Time elapsed: 965 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-14: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 LTL EXCL 109/391 17/32 RERS17pb113-PT-1-LTLFireability-01 2214290 m, 19932 m/sec, 17272529 t fired, .
Time elapsed: 970 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-14: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 LTL EXCL 114/391 18/32 RERS17pb113-PT-1-LTLFireability-01 2311559 m, 19453 m/sec, 18027572 t fired, .
Time elapsed: 975 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-14: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 LTL EXCL 119/391 19/32 RERS17pb113-PT-1-LTLFireability-01 2406825 m, 19053 m/sec, 18792373 t fired, .
Time elapsed: 980 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-14: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 LTL EXCL 124/391 19/32 RERS17pb113-PT-1-LTLFireability-01 2498796 m, 18394 m/sec, 19550772 t fired, .
Time elapsed: 985 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-14: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 LTL EXCL 129/391 20/32 RERS17pb113-PT-1-LTLFireability-01 2586194 m, 17479 m/sec, 20351459 t fired, .
Time elapsed: 990 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-14: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 LTL EXCL 134/391 21/32 RERS17pb113-PT-1-LTLFireability-01 2678629 m, 18487 m/sec, 21136893 t fired, .
Time elapsed: 995 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-14: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 LTL EXCL 139/391 21/32 RERS17pb113-PT-1-LTLFireability-01 2777804 m, 19835 m/sec, 21873326 t fired, .
Time elapsed: 1000 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-14: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 LTL EXCL 144/391 22/32 RERS17pb113-PT-1-LTLFireability-01 2873226 m, 19084 m/sec, 22631430 t fired, .
Time elapsed: 1005 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-14: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 LTL EXCL 149/391 23/32 RERS17pb113-PT-1-LTLFireability-01 2970522 m, 19459 m/sec, 23427880 t fired, .
Time elapsed: 1010 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-14: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 LTL EXCL 154/391 23/32 RERS17pb113-PT-1-LTLFireability-01 3062344 m, 18364 m/sec, 24193870 t fired, .
Time elapsed: 1015 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-14: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 LTL EXCL 159/391 24/32 RERS17pb113-PT-1-LTLFireability-01 3154709 m, 18473 m/sec, 25017389 t fired, .
Time elapsed: 1020 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-14: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 LTL EXCL 164/391 25/32 RERS17pb113-PT-1-LTLFireability-01 3241042 m, 17266 m/sec, 25853201 t fired, .
Time elapsed: 1025 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-14: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 LTL EXCL 169/391 25/32 RERS17pb113-PT-1-LTLFireability-01 3331944 m, 18180 m/sec, 26657417 t fired, .
Time elapsed: 1030 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-14: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 LTL EXCL 174/391 26/32 RERS17pb113-PT-1-LTLFireability-01 3424398 m, 18490 m/sec, 27437477 t fired, .
Time elapsed: 1035 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-14: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 LTL EXCL 179/391 27/32 RERS17pb113-PT-1-LTLFireability-01 3517463 m, 18613 m/sec, 28239353 t fired, .
Time elapsed: 1040 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-14: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 LTL EXCL 184/391 28/32 RERS17pb113-PT-1-LTLFireability-01 3609193 m, 18346 m/sec, 29036510 t fired, .
Time elapsed: 1045 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-14: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 LTL EXCL 189/391 28/32 RERS17pb113-PT-1-LTLFireability-01 3703056 m, 18772 m/sec, 29842494 t fired, .
Time elapsed: 1050 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-14: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 LTL EXCL 194/391 29/32 RERS17pb113-PT-1-LTLFireability-01 3797658 m, 18920 m/sec, 30637494 t fired, .
Time elapsed: 1055 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-14: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 LTL EXCL 199/391 30/32 RERS17pb113-PT-1-LTLFireability-01 3890146 m, 18497 m/sec, 31399480 t fired, .
Time elapsed: 1060 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-14: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 LTL EXCL 204/391 30/32 RERS17pb113-PT-1-LTLFireability-01 3981146 m, 18200 m/sec, 32188815 t fired, .
Time elapsed: 1065 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-14: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 LTL EXCL 209/391 31/32 RERS17pb113-PT-1-LTLFireability-01 4066291 m, 17029 m/sec, 33001330 t fired, .
Time elapsed: 1070 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-14: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 LTL EXCL 214/391 32/32 RERS17pb113-PT-1-LTLFireability-01 4156713 m, 18084 m/sec, 33791168 t fired, .
Time elapsed: 1075 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-14: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 LTL EXCL 219/391 32/32 RERS17pb113-PT-1-LTLFireability-01 4244467 m, 17550 m/sec, 34609103 t fired, .
Time elapsed: 1080 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 4 (type EXCL) for RERS17pb113-PT-1-LTLFireability-01 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-14: F 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1085 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 61 (type EXCL) for 54 RERS17pb113-PT-1-LTLFireability-14
lola: time limit : 419 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-14: F 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EG EXCL 5/419 1/32 RERS17pb113-PT-1-LTLFireability-14 264 m, 52 m/sec, 263 t fired, .
Time elapsed: 1090 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-14: F 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EG EXCL 10/419 1/32 RERS17pb113-PT-1-LTLFireability-14 554 m, 58 m/sec, 553 t fired, .
Time elapsed: 1095 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-14: F 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EG EXCL 15/419 1/32 RERS17pb113-PT-1-LTLFireability-14 935 m, 76 m/sec, 934 t fired, .
Time elapsed: 1100 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-14: F 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EG EXCL 20/419 1/32 RERS17pb113-PT-1-LTLFireability-14 1291 m, 71 m/sec, 1290 t fired, .
Time elapsed: 1105 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-14: F 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EG EXCL 25/419 1/32 RERS17pb113-PT-1-LTLFireability-14 1666 m, 75 m/sec, 1665 t fired, .
Time elapsed: 1110 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-14: F 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 EG EXCL 30/419 1/32 RERS17pb113-PT-1-LTLFireability-14 2020 m, 70 m/sec, 2019 t fired, .
Time elapsed: 1115 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: FINISHED task # 61 (type EXCL) for RERS17pb113-PT-1-LTLFireability-14
lola: result : true
lola: markings : 2052
lola: fired transitions : 2052
lola: time used : 31.000000
lola: memory pages used : 1
lola: LAUNCH task # 39 (type EXCL) for 38 RERS17pb113-PT-1-LTLFireability-10
lola: time limit : 496 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 LTL EXCL 4/496 1/32 RERS17pb113-PT-1-LTLFireability-10 298 m, 59 m/sec, 297 t fired, .
Time elapsed: 1120 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 LTL EXCL 9/496 1/32 RERS17pb113-PT-1-LTLFireability-10 671 m, 74 m/sec, 670 t fired, .
Time elapsed: 1125 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 LTL EXCL 14/496 1/32 RERS17pb113-PT-1-LTLFireability-10 1058 m, 77 m/sec, 1057 t fired, .
Time elapsed: 1130 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 LTL EXCL 19/496 1/32 RERS17pb113-PT-1-LTLFireability-10 1436 m, 75 m/sec, 1435 t fired, .
Time elapsed: 1135 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-10: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 LTL EXCL 24/496 1/32 RERS17pb113-PT-1-LTLFireability-10 1808 m, 74 m/sec, 1807 t fired, .
Time elapsed: 1140 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: FINISHED task # 39 (type EXCL) for RERS17pb113-PT-1-LTLFireability-10
lola: result : false
lola: markings : 2157
lola: fired transitions : 2157
lola: time used : 29.000000
lola: memory pages used : 1
lola: LAUNCH task # 23 (type EXCL) for 22 RERS17pb113-PT-1-LTLFireability-06
lola: time limit : 613 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 LTL EXCL 0/613 1/32 RERS17pb113-PT-1-LTLFireability-06 12 m, 2 m/sec, 11 t fired, .
Time elapsed: 1145 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 LTL EXCL 5/613 1/32 RERS17pb113-PT-1-LTLFireability-06 377 m, 73 m/sec, 376 t fired, .
Time elapsed: 1150 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 LTL EXCL 10/613 1/32 RERS17pb113-PT-1-LTLFireability-06 772 m, 79 m/sec, 771 t fired, .
Time elapsed: 1155 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 LTL EXCL 15/613 1/32 RERS17pb113-PT-1-LTLFireability-06 1146 m, 74 m/sec, 1145 t fired, .
Time elapsed: 1160 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 LTL EXCL 20/613 1/32 RERS17pb113-PT-1-LTLFireability-06 1524 m, 75 m/sec, 1523 t fired, .
Time elapsed: 1165 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 LTL EXCL 25/613 1/32 RERS17pb113-PT-1-LTLFireability-06 1894 m, 74 m/sec, 1893 t fired, .
Time elapsed: 1170 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 LTL EXCL 30/613 1/32 RERS17pb113-PT-1-LTLFireability-06 2239 m, 69 m/sec, 2238 t fired, .
Time elapsed: 1175 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-06: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 LTL EXCL 35/613 1/32 RERS17pb113-PT-1-LTLFireability-06 2591 m, 70 m/sec, 2590 t fired, .
Time elapsed: 1180 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: FINISHED task # 23 (type EXCL) for RERS17pb113-PT-1-LTLFireability-06
lola: result : false
lola: markings : 2879
lola: fired transitions : 2879
lola: time used : 40.000000
lola: memory pages used : 1
lola: LAUNCH task # 1 (type EXCL) for 0 RERS17pb113-PT-1-LTLFireability-00
lola: time limit : 805 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 0/805 1/32 RERS17pb113-PT-1-LTLFireability-00 44 m, 8 m/sec, 43 t fired, .
Time elapsed: 1185 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 5/805 1/32 RERS17pb113-PT-1-LTLFireability-00 393 m, 69 m/sec, 392 t fired, .
Time elapsed: 1190 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 10/805 1/32 RERS17pb113-PT-1-LTLFireability-00 746 m, 70 m/sec, 745 t fired, .
Time elapsed: 1195 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 15/805 1/32 RERS17pb113-PT-1-LTLFireability-00 1114 m, 73 m/sec, 1113 t fired, .
Time elapsed: 1200 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 20/805 1/32 RERS17pb113-PT-1-LTLFireability-00 1492 m, 75 m/sec, 1491 t fired, .
Time elapsed: 1205 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 25/805 1/32 RERS17pb113-PT-1-LTLFireability-00 1875 m, 76 m/sec, 1874 t fired, .
Time elapsed: 1210 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 30/805 1/32 RERS17pb113-PT-1-LTLFireability-00 2261 m, 77 m/sec, 2264 t fired, .
Time elapsed: 1215 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 35/805 1/32 RERS17pb113-PT-1-LTLFireability-00 2642 m, 76 m/sec, 2645 t fired, .
Time elapsed: 1220 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 40/805 1/32 RERS17pb113-PT-1-LTLFireability-00 3024 m, 76 m/sec, 3043 t fired, .
Time elapsed: 1225 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 45/805 1/32 RERS17pb113-PT-1-LTLFireability-00 3406 m, 76 m/sec, 3428 t fired, .
Time elapsed: 1230 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 50/805 1/32 RERS17pb113-PT-1-LTLFireability-00 3798 m, 78 m/sec, 3820 t fired, .
Time elapsed: 1235 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 56/805 1/32 RERS17pb113-PT-1-LTLFireability-00 4181 m, 76 m/sec, 4205 t fired, .
Time elapsed: 1241 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 61/805 1/32 RERS17pb113-PT-1-LTLFireability-00 4569 m, 77 m/sec, 4595 t fired, .
Time elapsed: 1246 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 66/805 1/32 RERS17pb113-PT-1-LTLFireability-00 4961 m, 78 m/sec, 5011 t fired, .
Time elapsed: 1251 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 71/805 1/32 RERS17pb113-PT-1-LTLFireability-00 5348 m, 77 m/sec, 5399 t fired, .
Time elapsed: 1256 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 76/805 1/32 RERS17pb113-PT-1-LTLFireability-00 5735 m, 77 m/sec, 5789 t fired, .
Time elapsed: 1261 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 81/805 1/32 RERS17pb113-PT-1-LTLFireability-00 6119 m, 76 m/sec, 6176 t fired, .
Time elapsed: 1266 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 86/805 1/32 RERS17pb113-PT-1-LTLFireability-00 6497 m, 75 m/sec, 6569 t fired, .
Time elapsed: 1271 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 91/805 1/32 RERS17pb113-PT-1-LTLFireability-00 6880 m, 76 m/sec, 6974 t fired, .
Time elapsed: 1276 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 96/805 1/32 RERS17pb113-PT-1-LTLFireability-00 7262 m, 76 m/sec, 7363 t fired, .
Time elapsed: 1281 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 101/805 1/32 RERS17pb113-PT-1-LTLFireability-00 7647 m, 77 m/sec, 7748 t fired, .
Time elapsed: 1286 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 106/805 1/32 RERS17pb113-PT-1-LTLFireability-00 8030 m, 76 m/sec, 8133 t fired, .
Time elapsed: 1291 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 111/805 1/32 RERS17pb113-PT-1-LTLFireability-00 8405 m, 75 m/sec, 8514 t fired, .
Time elapsed: 1296 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 116/805 1/32 RERS17pb113-PT-1-LTLFireability-00 8789 m, 76 m/sec, 8905 t fired, .
Time elapsed: 1301 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 121/805 1/32 RERS17pb113-PT-1-LTLFireability-00 9173 m, 76 m/sec, 9295 t fired, .
Time elapsed: 1306 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 126/805 1/32 RERS17pb113-PT-1-LTLFireability-00 9570 m, 79 m/sec, 9704 t fired, .
Time elapsed: 1311 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 131/805 1/32 RERS17pb113-PT-1-LTLFireability-00 9965 m, 79 m/sec, 10112 t fired, .
Time elapsed: 1316 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 136/805 1/32 RERS17pb113-PT-1-LTLFireability-00 10356 m, 78 m/sec, 10519 t fired, .
Time elapsed: 1321 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 141/805 1/32 RERS17pb113-PT-1-LTLFireability-00 10745 m, 77 m/sec, 10922 t fired, .
Time elapsed: 1326 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 146/805 1/32 RERS17pb113-PT-1-LTLFireability-00 11139 m, 78 m/sec, 11319 t fired, .
Time elapsed: 1331 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 151/805 1/32 RERS17pb113-PT-1-LTLFireability-00 11398 m, 51 m/sec, 11584 t fired, .
Time elapsed: 1336 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 156/805 1/32 RERS17pb113-PT-1-LTLFireability-00 11739 m, 68 m/sec, 11936 t fired, .
Time elapsed: 1341 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 161/805 1/32 RERS17pb113-PT-1-LTLFireability-00 12143 m, 80 m/sec, 12393 t fired, .
Time elapsed: 1346 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 166/805 1/32 RERS17pb113-PT-1-LTLFireability-00 12461 m, 63 m/sec, 12711 t fired, .
Time elapsed: 1351 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 171/805 1/32 RERS17pb113-PT-1-LTLFireability-00 12867 m, 81 m/sec, 13149 t fired, .
Time elapsed: 1356 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 176/805 1/32 RERS17pb113-PT-1-LTLFireability-00 13199 m, 66 m/sec, 13504 t fired, .
Time elapsed: 1361 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 181/805 1/32 RERS17pb113-PT-1-LTLFireability-00 13594 m, 79 m/sec, 13900 t fired, .
Time elapsed: 1366 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 186/805 1/32 RERS17pb113-PT-1-LTLFireability-00 13993 m, 79 m/sec, 14301 t fired, .
Time elapsed: 1371 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 191/805 1/32 RERS17pb113-PT-1-LTLFireability-00 14397 m, 80 m/sec, 14712 t fired, .
Time elapsed: 1376 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 196/805 1/32 RERS17pb113-PT-1-LTLFireability-00 14794 m, 79 m/sec, 15119 t fired, .
Time elapsed: 1381 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 201/805 1/32 RERS17pb113-PT-1-LTLFireability-00 15185 m, 78 m/sec, 15519 t fired, .
Time elapsed: 1386 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 206/805 1/32 RERS17pb113-PT-1-LTLFireability-00 15575 m, 78 m/sec, 15931 t fired, .
Time elapsed: 1391 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 211/805 1/32 RERS17pb113-PT-1-LTLFireability-00 15978 m, 80 m/sec, 16338 t fired, .
Time elapsed: 1396 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 216/805 1/32 RERS17pb113-PT-1-LTLFireability-00 16385 m, 81 m/sec, 16749 t fired, .
Time elapsed: 1401 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 221/805 1/32 RERS17pb113-PT-1-LTLFireability-00 16772 m, 77 m/sec, 17136 t fired, .
Time elapsed: 1406 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 226/805 1/32 RERS17pb113-PT-1-LTLFireability-00 17164 m, 78 m/sec, 17530 t fired, .
Time elapsed: 1411 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 231/805 1/32 RERS17pb113-PT-1-LTLFireability-00 17546 m, 76 m/sec, 17918 t fired, .
Time elapsed: 1416 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 236/805 1/32 RERS17pb113-PT-1-LTLFireability-00 17931 m, 77 m/sec, 18331 t fired, .
Time elapsed: 1421 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 241/805 1/32 RERS17pb113-PT-1-LTLFireability-00 18317 m, 77 m/sec, 18731 t fired, .
Time elapsed: 1426 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 246/805 1/32 RERS17pb113-PT-1-LTLFireability-00 18704 m, 77 m/sec, 19120 t fired, .
Time elapsed: 1431 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 251/805 1/32 RERS17pb113-PT-1-LTLFireability-00 19096 m, 78 m/sec, 19527 t fired, .
Time elapsed: 1436 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 256/805 1/32 RERS17pb113-PT-1-LTLFireability-00 19477 m, 76 m/sec, 19910 t fired, .
Time elapsed: 1441 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 261/805 1/32 RERS17pb113-PT-1-LTLFireability-00 19865 m, 77 m/sec, 20323 t fired, .
Time elapsed: 1446 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 266/805 1/32 RERS17pb113-PT-1-LTLFireability-00 20256 m, 78 m/sec, 20762 t fired, .
Time elapsed: 1451 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 271/805 1/32 RERS17pb113-PT-1-LTLFireability-00 20574 m, 63 m/sec, 21108 t fired, .
Time elapsed: 1456 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 276/805 1/32 RERS17pb113-PT-1-LTLFireability-00 20970 m, 79 m/sec, 21510 t fired, .
Time elapsed: 1461 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 281/805 1/32 RERS17pb113-PT-1-LTLFireability-00 21358 m, 77 m/sec, 21915 t fired, .
Time elapsed: 1466 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 286/805 1/32 RERS17pb113-PT-1-LTLFireability-00 21749 m, 78 m/sec, 22329 t fired, .
Time elapsed: 1471 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 291/805 1/32 RERS17pb113-PT-1-LTLFireability-00 22135 m, 77 m/sec, 22736 t fired, .
Time elapsed: 1476 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 296/805 1/32 RERS17pb113-PT-1-LTLFireability-00 22522 m, 77 m/sec, 23163 t fired, .
Time elapsed: 1481 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 301/805 1/32 RERS17pb113-PT-1-LTLFireability-00 22906 m, 76 m/sec, 23579 t fired, .
Time elapsed: 1486 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 306/805 1/32 RERS17pb113-PT-1-LTLFireability-00 23289 m, 76 m/sec, 23990 t fired, .
Time elapsed: 1491 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 311/805 1/32 RERS17pb113-PT-1-LTLFireability-00 23682 m, 78 m/sec, 24405 t fired, .
Time elapsed: 1496 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 316/805 1/32 RERS17pb113-PT-1-LTLFireability-00 24062 m, 76 m/sec, 24801 t fired, .
Time elapsed: 1501 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 321/805 1/32 RERS17pb113-PT-1-LTLFireability-00 24450 m, 77 m/sec, 25211 t fired, .
Time elapsed: 1506 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 326/805 1/32 RERS17pb113-PT-1-LTLFireability-00 24835 m, 77 m/sec, 25617 t fired, .
Time elapsed: 1511 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 331/805 1/32 RERS17pb113-PT-1-LTLFireability-00 25225 m, 78 m/sec, 26038 t fired, .
Time elapsed: 1516 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 336/805 1/32 RERS17pb113-PT-1-LTLFireability-00 25605 m, 76 m/sec, 26438 t fired, .
Time elapsed: 1521 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 341/805 1/32 RERS17pb113-PT-1-LTLFireability-00 25979 m, 74 m/sec, 26836 t fired, .
Time elapsed: 1526 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 346/805 1/32 RERS17pb113-PT-1-LTLFireability-00 26350 m, 74 m/sec, 27229 t fired, .
Time elapsed: 1531 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 351/805 1/32 RERS17pb113-PT-1-LTLFireability-00 26726 m, 75 m/sec, 27626 t fired, .
Time elapsed: 1536 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 356/805 1/32 RERS17pb113-PT-1-LTLFireability-00 27106 m, 76 m/sec, 28039 t fired, .
Time elapsed: 1541 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 361/805 1/32 RERS17pb113-PT-1-LTLFireability-00 27480 m, 74 m/sec, 28436 t fired, .
Time elapsed: 1546 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 366/805 1/32 RERS17pb113-PT-1-LTLFireability-00 27855 m, 75 m/sec, 28834 t fired, .
Time elapsed: 1551 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 371/805 1/32 RERS17pb113-PT-1-LTLFireability-00 28221 m, 73 m/sec, 29217 t fired, .
Time elapsed: 1556 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 376/805 1/32 RERS17pb113-PT-1-LTLFireability-00 28585 m, 72 m/sec, 29596 t fired, .
Time elapsed: 1561 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 381/805 1/32 RERS17pb113-PT-1-LTLFireability-00 28946 m, 72 m/sec, 29993 t fired, .
Time elapsed: 1566 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 386/805 1/32 RERS17pb113-PT-1-LTLFireability-00 29314 m, 73 m/sec, 30372 t fired, .
Time elapsed: 1571 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 391/805 1/32 RERS17pb113-PT-1-LTLFireability-00 29692 m, 75 m/sec, 30764 t fired, .
Time elapsed: 1576 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 396/805 1/32 RERS17pb113-PT-1-LTLFireability-00 30076 m, 76 m/sec, 31180 t fired, .
Time elapsed: 1581 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 401/805 1/32 RERS17pb113-PT-1-LTLFireability-00 30453 m, 75 m/sec, 31564 t fired, .
Time elapsed: 1586 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 406/805 1/32 RERS17pb113-PT-1-LTLFireability-00 30839 m, 77 m/sec, 31984 t fired, .
Time elapsed: 1591 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 411/805 1/32 RERS17pb113-PT-1-LTLFireability-00 31231 m, 78 m/sec, 32391 t fired, .
Time elapsed: 1596 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 416/805 1/32 RERS17pb113-PT-1-LTLFireability-00 31617 m, 77 m/sec, 32819 t fired, .
Time elapsed: 1601 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 421/805 1/32 RERS17pb113-PT-1-LTLFireability-00 32013 m, 79 m/sec, 33223 t fired, .
Time elapsed: 1606 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 426/805 1/32 RERS17pb113-PT-1-LTLFireability-00 32395 m, 76 m/sec, 33632 t fired, .
Time elapsed: 1611 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 431/805 1/32 RERS17pb113-PT-1-LTLFireability-00 32779 m, 76 m/sec, 34038 t fired, .
Time elapsed: 1616 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 436/805 1/32 RERS17pb113-PT-1-LTLFireability-00 33167 m, 77 m/sec, 34452 t fired, .
Time elapsed: 1621 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 441/805 1/32 RERS17pb113-PT-1-LTLFireability-00 33559 m, 78 m/sec, 34862 t fired, .
Time elapsed: 1626 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 446/805 1/32 RERS17pb113-PT-1-LTLFireability-00 33945 m, 77 m/sec, 35285 t fired, .
Time elapsed: 1631 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 451/805 1/32 RERS17pb113-PT-1-LTLFireability-00 34330 m, 77 m/sec, 35694 t fired, .
Time elapsed: 1636 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 456/805 1/32 RERS17pb113-PT-1-LTLFireability-00 34715 m, 77 m/sec, 36106 t fired, .
Time elapsed: 1641 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 461/805 1/32 RERS17pb113-PT-1-LTLFireability-00 35104 m, 77 m/sec, 36526 t fired, .
Time elapsed: 1646 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 466/805 1/32 RERS17pb113-PT-1-LTLFireability-00 35503 m, 79 m/sec, 36943 t fired, .
Time elapsed: 1651 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 471/805 1/32 RERS17pb113-PT-1-LTLFireability-00 35893 m, 78 m/sec, 37333 t fired, .
Time elapsed: 1656 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 476/805 1/32 RERS17pb113-PT-1-LTLFireability-00 36281 m, 77 m/sec, 37756 t fired, .
Time elapsed: 1661 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 481/805 1/32 RERS17pb113-PT-1-LTLFireability-00 36663 m, 76 m/sec, 38182 t fired, .
Time elapsed: 1666 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 486/805 1/32 RERS17pb113-PT-1-LTLFireability-00 37049 m, 77 m/sec, 38593 t fired, .
Time elapsed: 1671 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 491/805 1/32 RERS17pb113-PT-1-LTLFireability-00 37438 m, 77 m/sec, 38999 t fired, .
Time elapsed: 1676 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 496/805 1/32 RERS17pb113-PT-1-LTLFireability-00 37815 m, 75 m/sec, 39414 t fired, .
Time elapsed: 1681 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 501/805 1/32 RERS17pb113-PT-1-LTLFireability-00 38198 m, 76 m/sec, 39829 t fired, .
Time elapsed: 1686 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 506/805 1/32 RERS17pb113-PT-1-LTLFireability-00 38590 m, 78 m/sec, 40247 t fired, .
Time elapsed: 1691 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 511/805 1/32 RERS17pb113-PT-1-LTLFireability-00 38983 m, 78 m/sec, 40653 t fired, .
Time elapsed: 1696 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 516/805 1/32 RERS17pb113-PT-1-LTLFireability-00 39386 m, 80 m/sec, 41100 t fired, .
Time elapsed: 1701 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 521/805 1/32 RERS17pb113-PT-1-LTLFireability-00 39765 m, 75 m/sec, 41497 t fired, .
Time elapsed: 1706 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 526/805 1/32 RERS17pb113-PT-1-LTLFireability-00 40144 m, 75 m/sec, 41895 t fired, .
Time elapsed: 1711 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 531/805 1/32 RERS17pb113-PT-1-LTLFireability-00 40526 m, 76 m/sec, 42306 t fired, .
Time elapsed: 1716 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 536/805 1/32 RERS17pb113-PT-1-LTLFireability-00 40908 m, 76 m/sec, 42721 t fired, .
Time elapsed: 1721 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 541/805 1/32 RERS17pb113-PT-1-LTLFireability-00 41286 m, 75 m/sec, 43127 t fired, .
Time elapsed: 1726 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 546/805 1/32 RERS17pb113-PT-1-LTLFireability-00 41666 m, 76 m/sec, 43546 t fired, .
Time elapsed: 1731 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 551/805 1/32 RERS17pb113-PT-1-LTLFireability-00 42057 m, 78 m/sec, 43980 t fired, .
Time elapsed: 1736 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 556/805 1/32 RERS17pb113-PT-1-LTLFireability-00 42451 m, 78 m/sec, 44393 t fired, .
Time elapsed: 1741 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 561/805 1/32 RERS17pb113-PT-1-LTLFireability-00 42845 m, 78 m/sec, 44823 t fired, .
Time elapsed: 1746 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 566/805 1/32 RERS17pb113-PT-1-LTLFireability-00 43239 m, 78 m/sec, 45250 t fired, .
Time elapsed: 1751 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 571/805 1/32 RERS17pb113-PT-1-LTLFireability-00 43633 m, 78 m/sec, 45667 t fired, .
Time elapsed: 1756 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 576/805 1/32 RERS17pb113-PT-1-LTLFireability-00 44030 m, 79 m/sec, 46110 t fired, .
Time elapsed: 1761 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 581/805 1/32 RERS17pb113-PT-1-LTLFireability-00 44421 m, 78 m/sec, 46535 t fired, .
Time elapsed: 1766 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 586/805 1/32 RERS17pb113-PT-1-LTLFireability-00 44815 m, 78 m/sec, 46948 t fired, .
Time elapsed: 1771 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 591/805 1/32 RERS17pb113-PT-1-LTLFireability-00 45205 m, 78 m/sec, 47346 t fired, .
Time elapsed: 1776 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 596/805 1/32 RERS17pb113-PT-1-LTLFireability-00 45579 m, 74 m/sec, 47751 t fired, .
Time elapsed: 1781 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 601/805 1/32 RERS17pb113-PT-1-LTLFireability-00 45951 m, 74 m/sec, 48159 t fired, .
Time elapsed: 1786 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 606/805 1/32 RERS17pb113-PT-1-LTLFireability-00 46321 m, 74 m/sec, 48552 t fired, .
Time elapsed: 1791 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 611/805 1/32 RERS17pb113-PT-1-LTLFireability-00 46698 m, 75 m/sec, 48939 t fired, .
Time elapsed: 1796 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 616/805 1/32 RERS17pb113-PT-1-LTLFireability-00 47067 m, 73 m/sec, 49345 t fired, .
Time elapsed: 1801 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 621/805 1/32 RERS17pb113-PT-1-LTLFireability-00 47442 m, 75 m/sec, 49728 t fired, .
Time elapsed: 1806 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 626/805 1/32 RERS17pb113-PT-1-LTLFireability-00 47818 m, 75 m/sec, 50126 t fired, .
Time elapsed: 1811 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 631/805 1/32 RERS17pb113-PT-1-LTLFireability-00 48190 m, 74 m/sec, 50500 t fired, .
Time elapsed: 1816 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 636/805 1/32 RERS17pb113-PT-1-LTLFireability-00 48563 m, 74 m/sec, 50913 t fired, .
Time elapsed: 1821 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 641/805 1/32 RERS17pb113-PT-1-LTLFireability-00 48936 m, 74 m/sec, 51326 t fired, .
Time elapsed: 1826 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 646/805 1/32 RERS17pb113-PT-1-LTLFireability-00 49303 m, 73 m/sec, 51730 t fired, .
Time elapsed: 1831 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 651/805 1/32 RERS17pb113-PT-1-LTLFireability-00 49678 m, 75 m/sec, 52147 t fired, .
Time elapsed: 1836 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 656/805 1/32 RERS17pb113-PT-1-LTLFireability-00 50059 m, 76 m/sec, 52537 t fired, .
Time elapsed: 1841 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 661/805 1/32 RERS17pb113-PT-1-LTLFireability-00 50433 m, 74 m/sec, 53318 t fired, .
Time elapsed: 1846 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 666/805 1/32 RERS17pb113-PT-1-LTLFireability-00 50806 m, 74 m/sec, 54751 t fired, .
Time elapsed: 1851 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 671/805 1/32 RERS17pb113-PT-1-LTLFireability-00 51177 m, 74 m/sec, 56458 t fired, .
Time elapsed: 1856 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 676/805 1/32 RERS17pb113-PT-1-LTLFireability-00 51550 m, 74 m/sec, 58034 t fired, .
Time elapsed: 1861 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 681/805 1/32 RERS17pb113-PT-1-LTLFireability-00 51920 m, 74 m/sec, 59645 t fired, .
Time elapsed: 1866 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 686/805 1/32 RERS17pb113-PT-1-LTLFireability-00 52291 m, 74 m/sec, 61311 t fired, .
Time elapsed: 1871 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 691/805 1/32 RERS17pb113-PT-1-LTLFireability-00 52663 m, 74 m/sec, 63155 t fired, .
Time elapsed: 1876 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 696/805 1/32 RERS17pb113-PT-1-LTLFireability-00 53035 m, 74 m/sec, 64686 t fired, .
Time elapsed: 1881 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 701/805 1/32 RERS17pb113-PT-1-LTLFireability-00 53380 m, 69 m/sec, 66145 t fired, .
Time elapsed: 1886 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 706/805 1/32 RERS17pb113-PT-1-LTLFireability-00 53708 m, 65 m/sec, 67708 t fired, .
Time elapsed: 1891 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 711/805 1/32 RERS17pb113-PT-1-LTLFireability-00 54042 m, 66 m/sec, 68856 t fired, .
Time elapsed: 1896 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 716/805 1/32 RERS17pb113-PT-1-LTLFireability-00 54410 m, 73 m/sec, 70572 t fired, .
Time elapsed: 1901 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 721/805 1/32 RERS17pb113-PT-1-LTLFireability-00 54789 m, 75 m/sec, 72448 t fired, .
Time elapsed: 1906 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 726/805 1/32 RERS17pb113-PT-1-LTLFireability-00 55179 m, 78 m/sec, 74484 t fired, .
Time elapsed: 1911 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 731/805 1/32 RERS17pb113-PT-1-LTLFireability-00 55576 m, 79 m/sec, 76334 t fired, .
Time elapsed: 1916 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 736/805 1/32 RERS17pb113-PT-1-LTLFireability-00 55965 m, 77 m/sec, 78606 t fired, .
Time elapsed: 1921 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 741/805 1/32 RERS17pb113-PT-1-LTLFireability-00 56354 m, 77 m/sec, 81090 t fired, .
Time elapsed: 1926 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 746/805 1/32 RERS17pb113-PT-1-LTLFireability-00 56747 m, 78 m/sec, 83329 t fired, .
Time elapsed: 1931 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 751/805 1/32 RERS17pb113-PT-1-LTLFireability-00 57134 m, 77 m/sec, 85372 t fired, .
Time elapsed: 1936 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 756/805 1/32 RERS17pb113-PT-1-LTLFireability-00 57525 m, 78 m/sec, 87530 t fired, .
Time elapsed: 1941 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 761/805 1/32 RERS17pb113-PT-1-LTLFireability-00 57901 m, 75 m/sec, 88906 t fired, .
Time elapsed: 1946 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 766/805 1/32 RERS17pb113-PT-1-LTLFireability-00 58266 m, 73 m/sec, 90664 t fired, .
Time elapsed: 1951 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 771/805 1/32 RERS17pb113-PT-1-LTLFireability-00 58633 m, 73 m/sec, 92461 t fired, .
Time elapsed: 1956 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 776/805 1/32 RERS17pb113-PT-1-LTLFireability-00 59012 m, 75 m/sec, 94346 t fired, .
Time elapsed: 1961 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 781/805 1/32 RERS17pb113-PT-1-LTLFireability-00 59405 m, 78 m/sec, 96369 t fired, .
Time elapsed: 1966 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 786/805 1/32 RERS17pb113-PT-1-LTLFireability-00 59794 m, 77 m/sec, 98189 t fired, .
Time elapsed: 1971 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 791/805 1/32 RERS17pb113-PT-1-LTLFireability-00 60181 m, 77 m/sec, 100429 t fired, .
Time elapsed: 1976 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 796/805 1/32 RERS17pb113-PT-1-LTLFireability-00 60568 m, 77 m/sec, 102920 t fired, .
Time elapsed: 1981 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 801/805 1/32 RERS17pb113-PT-1-LTLFireability-00 60958 m, 78 m/sec, 105235 t fired, .
Time elapsed: 1986 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 1 (type EXCL) for RERS17pb113-PT-1-LTLFireability-00 (local timeout)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1991 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 45 (type EXCL) for 44 RERS17pb113-PT-1-LTLFireability-12
lola: time limit : 804 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 1 (type EXCL) for 0 RERS17pb113-PT-1-LTLFireability-00
lola: time limit : 1609 sec
lola: memory limit: 5 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 5/1609 1/5 RERS17pb113-PT-1-LTLFireability-00 321 m, -12127 m/sec, 320 t fired, .
45 LTL EXCL 5/804 1/32 RERS17pb113-PT-1-LTLFireability-12 357 m, 71 m/sec, 356 t fired, .
Time elapsed: 1996 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 10/1609 1/5 RERS17pb113-PT-1-LTLFireability-00 651 m, 66 m/sec, 650 t fired, .
45 LTL EXCL 10/536 1/32 RERS17pb113-PT-1-LTLFireability-12 737 m, 76 m/sec, 736 t fired, .
Time elapsed: 2001 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 15/1609 1/5 RERS17pb113-PT-1-LTLFireability-00 993 m, 68 m/sec, 992 t fired, .
45 LTL EXCL 15/536 1/32 RERS17pb113-PT-1-LTLFireability-12 1122 m, 77 m/sec, 1121 t fired, .
Time elapsed: 2006 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 20/1609 1/5 RERS17pb113-PT-1-LTLFireability-00 1381 m, 77 m/sec, 1380 t fired, .
45 LTL EXCL 20/536 1/32 RERS17pb113-PT-1-LTLFireability-12 1503 m, 76 m/sec, 1502 t fired, .
Time elapsed: 2011 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 25/1609 1/5 RERS17pb113-PT-1-LTLFireability-00 1758 m, 75 m/sec, 1757 t fired, .
45 LTL EXCL 25/536 1/32 RERS17pb113-PT-1-LTLFireability-12 1878 m, 75 m/sec, 1878 t fired, .
Time elapsed: 2016 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-12: LTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 30/1609 1/5 RERS17pb113-PT-1-LTLFireability-00 2139 m, 76 m/sec, 2142 t fired, .
45 LTL EXCL 30/536 1/32 RERS17pb113-PT-1-LTLFireability-12 2255 m, 75 m/sec, 2255 t fired, .
Time elapsed: 2021 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
lola: FINISHED task # 45 (type EXCL) for RERS17pb113-PT-1-LTLFireability-12
lola: result : false
lola: markings : 2609
lola: fired transitions : 2611
lola: time used : 35.000000
lola: memory pages used : 1
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 35/804 1/5 RERS17pb113-PT-1-LTLFireability-00 2509 m, 74 m/sec, 2512 t fired, .
Time elapsed: 2026 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 40/804 1/5 RERS17pb113-PT-1-LTLFireability-00 2896 m, 77 m/sec, 2913 t fired, .
Time elapsed: 2031 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 45/804 1/5 RERS17pb113-PT-1-LTLFireability-00 3286 m, 78 m/sec, 3306 t fired, .
Time elapsed: 2036 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 50/804 1/5 RERS17pb113-PT-1-LTLFireability-00 3677 m, 78 m/sec, 3699 t fired, .
Time elapsed: 2041 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 55/804 1/5 RERS17pb113-PT-1-LTLFireability-00 4072 m, 79 m/sec, 4096 t fired, .
Time elapsed: 2046 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 60/804 1/5 RERS17pb113-PT-1-LTLFireability-00 4462 m, 78 m/sec, 4487 t fired, .
Time elapsed: 2051 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 65/804 1/5 RERS17pb113-PT-1-LTLFireability-00 4852 m, 78 m/sec, 4889 t fired, .
Time elapsed: 2056 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 70/804 1/5 RERS17pb113-PT-1-LTLFireability-00 5244 m, 78 m/sec, 5294 t fired, .
Time elapsed: 2061 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 75/804 1/5 RERS17pb113-PT-1-LTLFireability-00 5631 m, 77 m/sec, 5685 t fired, .
Time elapsed: 2066 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 80/804 1/5 RERS17pb113-PT-1-LTLFireability-00 6042 m, 82 m/sec, 6099 t fired, .
Time elapsed: 2071 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 85/804 1/5 RERS17pb113-PT-1-LTLFireability-00 6443 m, 80 m/sec, 6515 t fired, .
Time elapsed: 2076 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 90/804 1/5 RERS17pb113-PT-1-LTLFireability-00 6843 m, 80 m/sec, 6937 t fired, .
Time elapsed: 2081 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 95/804 1/5 RERS17pb113-PT-1-LTLFireability-00 7242 m, 79 m/sec, 7343 t fired, .
Time elapsed: 2086 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 100/804 1/5 RERS17pb113-PT-1-LTLFireability-00 7607 m, 73 m/sec, 7708 t fired, .
Time elapsed: 2091 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 105/804 1/5 RERS17pb113-PT-1-LTLFireability-00 7984 m, 75 m/sec, 8087 t fired, .
Time elapsed: 2096 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 110/804 1/5 RERS17pb113-PT-1-LTLFireability-00 8367 m, 76 m/sec, 8475 t fired, .
Time elapsed: 2101 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 115/804 1/5 RERS17pb113-PT-1-LTLFireability-00 8747 m, 76 m/sec, 8863 t fired, .
Time elapsed: 2106 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 120/804 1/5 RERS17pb113-PT-1-LTLFireability-00 9116 m, 73 m/sec, 9238 t fired, .
Time elapsed: 2111 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 125/804 1/5 RERS17pb113-PT-1-LTLFireability-00 9487 m, 74 m/sec, 9621 t fired, .
Time elapsed: 2116 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 130/804 1/5 RERS17pb113-PT-1-LTLFireability-00 9863 m, 75 m/sec, 10007 t fired, .
Time elapsed: 2121 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 135/804 1/5 RERS17pb113-PT-1-LTLFireability-00 10233 m, 74 m/sec, 10380 t fired, .
Time elapsed: 2126 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 140/804 1/5 RERS17pb113-PT-1-LTLFireability-00 10598 m, 73 m/sec, 10773 t fired, .
Time elapsed: 2131 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 145/804 1/5 RERS17pb113-PT-1-LTLFireability-00 10964 m, 73 m/sec, 11142 t fired, .
Time elapsed: 2136 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 150/804 1/5 RERS17pb113-PT-1-LTLFireability-00 11352 m, 77 m/sec, 11538 t fired, .
Time elapsed: 2141 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 155/804 1/5 RERS17pb113-PT-1-LTLFireability-00 11736 m, 76 m/sec, 11933 t fired, .
Time elapsed: 2146 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 160/804 1/5 RERS17pb113-PT-1-LTLFireability-00 12120 m, 76 m/sec, 12358 t fired, .
Time elapsed: 2151 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 165/804 1/5 RERS17pb113-PT-1-LTLFireability-00 12503 m, 76 m/sec, 12759 t fired, .
Time elapsed: 2156 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 170/804 1/5 RERS17pb113-PT-1-LTLFireability-00 12883 m, 76 m/sec, 13165 t fired, .
Time elapsed: 2161 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 175/804 1/5 RERS17pb113-PT-1-LTLFireability-00 13272 m, 77 m/sec, 13578 t fired, .
Time elapsed: 2166 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 180/804 1/5 RERS17pb113-PT-1-LTLFireability-00 13664 m, 78 m/sec, 13971 t fired, .
Time elapsed: 2171 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 185/804 1/5 RERS17pb113-PT-1-LTLFireability-00 14061 m, 79 m/sec, 14370 t fired, .
Time elapsed: 2176 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 190/804 1/5 RERS17pb113-PT-1-LTLFireability-00 14460 m, 79 m/sec, 14775 t fired, .
Time elapsed: 2181 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 195/804 1/5 RERS17pb113-PT-1-LTLFireability-00 14862 m, 80 m/sec, 15187 t fired, .
Time elapsed: 2186 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 200/804 1/5 RERS17pb113-PT-1-LTLFireability-00 15254 m, 78 m/sec, 15593 t fired, .
Time elapsed: 2191 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 205/804 1/5 RERS17pb113-PT-1-LTLFireability-00 15661 m, 81 m/sec, 16017 t fired, .
Time elapsed: 2196 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 210/804 1/5 RERS17pb113-PT-1-LTLFireability-00 16064 m, 80 m/sec, 16424 t fired, .
Time elapsed: 2201 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 215/804 1/5 RERS17pb113-PT-1-LTLFireability-00 16484 m, 84 m/sec, 16848 t fired, .
Time elapsed: 2206 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 220/804 1/5 RERS17pb113-PT-1-LTLFireability-00 16894 m, 82 m/sec, 17258 t fired, .
Time elapsed: 2211 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 225/804 1/5 RERS17pb113-PT-1-LTLFireability-00 17290 m, 79 m/sec, 17658 t fired, .
Time elapsed: 2216 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 230/804 1/5 RERS17pb113-PT-1-LTLFireability-00 17691 m, 80 m/sec, 18080 t fired, .
Time elapsed: 2221 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 235/804 1/5 RERS17pb113-PT-1-LTLFireability-00 18083 m, 78 m/sec, 18492 t fired, .
Time elapsed: 2226 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 240/804 1/5 RERS17pb113-PT-1-LTLFireability-00 18478 m, 79 m/sec, 18892 t fired, .
Time elapsed: 2231 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 245/804 1/5 RERS17pb113-PT-1-LTLFireability-00 18878 m, 80 m/sec, 19295 t fired, .
Time elapsed: 2236 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 250/804 1/5 RERS17pb113-PT-1-LTLFireability-00 19265 m, 77 m/sec, 19698 t fired, .
Time elapsed: 2241 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 255/804 1/5 RERS17pb113-PT-1-LTLFireability-00 19633 m, 73 m/sec, 20082 t fired, .
Time elapsed: 2246 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 260/804 1/5 RERS17pb113-PT-1-LTLFireability-00 19996 m, 72 m/sec, 20466 t fired, .
Time elapsed: 2251 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 265/804 1/5 RERS17pb113-PT-1-LTLFireability-00 20372 m, 75 m/sec, 20893 t fired, .
Time elapsed: 2256 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 270/804 1/5 RERS17pb113-PT-1-LTLFireability-00 20738 m, 73 m/sec, 21273 t fired, .
Time elapsed: 2261 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 275/804 1/5 RERS17pb113-PT-1-LTLFireability-00 21111 m, 74 m/sec, 21658 t fired, .
Time elapsed: 2266 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 280/804 1/5 RERS17pb113-PT-1-LTLFireability-00 21485 m, 74 m/sec, 22046 t fired, .
Time elapsed: 2271 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 285/804 1/5 RERS17pb113-PT-1-LTLFireability-00 21853 m, 73 m/sec, 22442 t fired, .
Time elapsed: 2276 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 290/804 1/5 RERS17pb113-PT-1-LTLFireability-00 22226 m, 74 m/sec, 22859 t fired, .
Time elapsed: 2281 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 295/804 1/5 RERS17pb113-PT-1-LTLFireability-00 22596 m, 74 m/sec, 23237 t fired, .
Time elapsed: 2286 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 300/804 1/5 RERS17pb113-PT-1-LTLFireability-00 22964 m, 73 m/sec, 23649 t fired, .
Time elapsed: 2291 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 305/804 1/5 RERS17pb113-PT-1-LTLFireability-00 23330 m, 73 m/sec, 24032 t fired, .
Time elapsed: 2296 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 310/804 1/5 RERS17pb113-PT-1-LTLFireability-00 23701 m, 74 m/sec, 24424 t fired, .
Time elapsed: 2301 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 315/804 1/5 RERS17pb113-PT-1-LTLFireability-00 24068 m, 73 m/sec, 24807 t fired, .
Time elapsed: 2306 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 320/804 1/5 RERS17pb113-PT-1-LTLFireability-00 24444 m, 75 m/sec, 25205 t fired, .
Time elapsed: 2311 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 325/804 1/5 RERS17pb113-PT-1-LTLFireability-00 24811 m, 73 m/sec, 25592 t fired, .
Time elapsed: 2316 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 330/804 1/5 RERS17pb113-PT-1-LTLFireability-00 25194 m, 76 m/sec, 26007 t fired, .
Time elapsed: 2321 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 335/804 1/5 RERS17pb113-PT-1-LTLFireability-00 25577 m, 76 m/sec, 26409 t fired, .
Time elapsed: 2326 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 340/804 1/5 RERS17pb113-PT-1-LTLFireability-00 25962 m, 77 m/sec, 26819 t fired, .
Time elapsed: 2331 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 345/804 1/5 RERS17pb113-PT-1-LTLFireability-00 26343 m, 76 m/sec, 27216 t fired, .
Time elapsed: 2336 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 350/804 1/5 RERS17pb113-PT-1-LTLFireability-00 26729 m, 77 m/sec, 27629 t fired, .
Time elapsed: 2341 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 355/804 1/5 RERS17pb113-PT-1-LTLFireability-00 27121 m, 78 m/sec, 28054 t fired, .
Time elapsed: 2346 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 360/804 1/5 RERS17pb113-PT-1-LTLFireability-00 27501 m, 76 m/sec, 28457 t fired, .
Time elapsed: 2351 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 365/804 1/5 RERS17pb113-PT-1-LTLFireability-00 27890 m, 77 m/sec, 28871 t fired, .
Time elapsed: 2356 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 370/804 1/5 RERS17pb113-PT-1-LTLFireability-00 28275 m, 77 m/sec, 29271 t fired, .
Time elapsed: 2361 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 375/804 1/5 RERS17pb113-PT-1-LTLFireability-00 28649 m, 74 m/sec, 29674 t fired, .
Time elapsed: 2366 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 380/804 1/5 RERS17pb113-PT-1-LTLFireability-00 29024 m, 75 m/sec, 30072 t fired, .
Time elapsed: 2371 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 385/804 1/5 RERS17pb113-PT-1-LTLFireability-00 29403 m, 75 m/sec, 30464 t fired, .
Time elapsed: 2376 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 390/804 1/5 RERS17pb113-PT-1-LTLFireability-00 29775 m, 74 m/sec, 30856 t fired, .
Time elapsed: 2381 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 395/804 1/5 RERS17pb113-PT-1-LTLFireability-00 30154 m, 75 m/sec, 31258 t fired, .
Time elapsed: 2386 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 400/804 1/5 RERS17pb113-PT-1-LTLFireability-00 30537 m, 76 m/sec, 31653 t fired, .
Time elapsed: 2391 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 405/804 1/5 RERS17pb113-PT-1-LTLFireability-00 30927 m, 78 m/sec, 32074 t fired, .
Time elapsed: 2396 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 410/804 1/5 RERS17pb113-PT-1-LTLFireability-00 31311 m, 76 m/sec, 32482 t fired, .
Time elapsed: 2401 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 415/804 1/5 RERS17pb113-PT-1-LTLFireability-00 31691 m, 76 m/sec, 32894 t fired, .
Time elapsed: 2406 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 420/804 1/5 RERS17pb113-PT-1-LTLFireability-00 32085 m, 78 m/sec, 33301 t fired, .
Time elapsed: 2411 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 425/804 1/5 RERS17pb113-PT-1-LTLFireability-00 32459 m, 74 m/sec, 33700 t fired, .
Time elapsed: 2416 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 430/804 1/5 RERS17pb113-PT-1-LTLFireability-00 32835 m, 75 m/sec, 34097 t fired, .
Time elapsed: 2421 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 435/804 1/5 RERS17pb113-PT-1-LTLFireability-00 33222 m, 77 m/sec, 34507 t fired, .
Time elapsed: 2426 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 440/804 1/5 RERS17pb113-PT-1-LTLFireability-00 33600 m, 75 m/sec, 34918 t fired, .
Time elapsed: 2431 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 445/804 1/5 RERS17pb113-PT-1-LTLFireability-00 33975 m, 75 m/sec, 35315 t fired, .
Time elapsed: 2436 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 450/804 1/5 RERS17pb113-PT-1-LTLFireability-00 34348 m, 74 m/sec, 35712 t fired, .
Time elapsed: 2441 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 455/804 1/5 RERS17pb113-PT-1-LTLFireability-00 34728 m, 76 m/sec, 36119 t fired, .
Time elapsed: 2446 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 460/804 1/5 RERS17pb113-PT-1-LTLFireability-00 35111 m, 76 m/sec, 36533 t fired, .
Time elapsed: 2451 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 465/804 1/5 RERS17pb113-PT-1-LTLFireability-00 35501 m, 78 m/sec, 36941 t fired, .
Time elapsed: 2456 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 470/804 1/5 RERS17pb113-PT-1-LTLFireability-00 35884 m, 76 m/sec, 37324 t fired, .
Time elapsed: 2461 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 475/804 1/5 RERS17pb113-PT-1-LTLFireability-00 36262 m, 75 m/sec, 37737 t fired, .
Time elapsed: 2466 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 480/804 1/5 RERS17pb113-PT-1-LTLFireability-00 36643 m, 76 m/sec, 38162 t fired, .
Time elapsed: 2471 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 485/804 1/5 RERS17pb113-PT-1-LTLFireability-00 37033 m, 78 m/sec, 38573 t fired, .
Time elapsed: 2476 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 490/804 1/5 RERS17pb113-PT-1-LTLFireability-00 37408 m, 75 m/sec, 38964 t fired, .
Time elapsed: 2481 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 495/804 1/5 RERS17pb113-PT-1-LTLFireability-00 37782 m, 74 m/sec, 39381 t fired, .
Time elapsed: 2486 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 500/804 1/5 RERS17pb113-PT-1-LTLFireability-00 38151 m, 73 m/sec, 39772 t fired, .
Time elapsed: 2491 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 505/804 1/5 RERS17pb113-PT-1-LTLFireability-00 38528 m, 75 m/sec, 40181 t fired, .
Time elapsed: 2496 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 510/804 1/5 RERS17pb113-PT-1-LTLFireability-00 38906 m, 75 m/sec, 40576 t fired, .
Time elapsed: 2501 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 515/804 1/5 RERS17pb113-PT-1-LTLFireability-00 39295 m, 77 m/sec, 40996 t fired, .
Time elapsed: 2506 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 520/804 1/5 RERS17pb113-PT-1-LTLFireability-00 39670 m, 75 m/sec, 41395 t fired, .
Time elapsed: 2511 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 525/804 1/5 RERS17pb113-PT-1-LTLFireability-00 40058 m, 77 m/sec, 41801 t fired, .
Time elapsed: 2516 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 530/804 1/5 RERS17pb113-PT-1-LTLFireability-00 40446 m, 77 m/sec, 42217 t fired, .
Time elapsed: 2521 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 535/804 1/5 RERS17pb113-PT-1-LTLFireability-00 40833 m, 77 m/sec, 42642 t fired, .
Time elapsed: 2526 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 540/804 1/5 RERS17pb113-PT-1-LTLFireability-00 41214 m, 76 m/sec, 43051 t fired, .
Time elapsed: 2531 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 545/804 1/5 RERS17pb113-PT-1-LTLFireability-00 41593 m, 75 m/sec, 43460 t fired, .
Time elapsed: 2536 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 550/804 1/5 RERS17pb113-PT-1-LTLFireability-00 41972 m, 75 m/sec, 43866 t fired, .
Time elapsed: 2541 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 555/804 1/5 RERS17pb113-PT-1-LTLFireability-00 42357 m, 77 m/sec, 44292 t fired, .
Time elapsed: 2546 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 560/804 1/5 RERS17pb113-PT-1-LTLFireability-00 42749 m, 78 m/sec, 44720 t fired, .
Time elapsed: 2551 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 565/804 1/5 RERS17pb113-PT-1-LTLFireability-00 43134 m, 77 m/sec, 45126 t fired, .
Time elapsed: 2556 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 570/804 1/5 RERS17pb113-PT-1-LTLFireability-00 43520 m, 77 m/sec, 45552 t fired, .
Time elapsed: 2561 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 575/804 1/5 RERS17pb113-PT-1-LTLFireability-00 43901 m, 76 m/sec, 45973 t fired, .
Time elapsed: 2566 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 580/804 1/5 RERS17pb113-PT-1-LTLFireability-00 44291 m, 78 m/sec, 46388 t fired, .
Time elapsed: 2571 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 585/804 1/5 RERS17pb113-PT-1-LTLFireability-00 44681 m, 78 m/sec, 46814 t fired, .
Time elapsed: 2576 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 590/804 1/5 RERS17pb113-PT-1-LTLFireability-00 45075 m, 78 m/sec, 47211 t fired, .
Time elapsed: 2581 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 595/804 1/5 RERS17pb113-PT-1-LTLFireability-00 45469 m, 78 m/sec, 47634 t fired, .
Time elapsed: 2586 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 600/804 1/5 RERS17pb113-PT-1-LTLFireability-00 45864 m, 79 m/sec, 48059 t fired, .
Time elapsed: 2591 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 605/804 1/5 RERS17pb113-PT-1-LTLFireability-00 46251 m, 77 m/sec, 48473 t fired, .
Time elapsed: 2596 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 610/804 1/5 RERS17pb113-PT-1-LTLFireability-00 46653 m, 80 m/sec, 48894 t fired, .
Time elapsed: 2601 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 615/804 1/5 RERS17pb113-PT-1-LTLFireability-00 47034 m, 76 m/sec, 49310 t fired, .
Time elapsed: 2606 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 620/804 1/5 RERS17pb113-PT-1-LTLFireability-00 47424 m, 78 m/sec, 49710 t fired, .
Time elapsed: 2611 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 625/804 1/5 RERS17pb113-PT-1-LTLFireability-00 47814 m, 78 m/sec, 50122 t fired, .
Time elapsed: 2616 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 630/804 1/5 RERS17pb113-PT-1-LTLFireability-00 48203 m, 77 m/sec, 50515 t fired, .
Time elapsed: 2621 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 635/804 1/5 RERS17pb113-PT-1-LTLFireability-00 48587 m, 76 m/sec, 50937 t fired, .
Time elapsed: 2626 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 640/804 1/5 RERS17pb113-PT-1-LTLFireability-00 48972 m, 77 m/sec, 51376 t fired, .
Time elapsed: 2631 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 645/804 1/5 RERS17pb113-PT-1-LTLFireability-00 49356 m, 76 m/sec, 51795 t fired, .
Time elapsed: 2636 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 650/804 1/5 RERS17pb113-PT-1-LTLFireability-00 49752 m, 79 m/sec, 52221 t fired, .
Time elapsed: 2641 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 655/804 1/5 RERS17pb113-PT-1-LTLFireability-00 50140 m, 77 m/sec, 52618 t fired, .
Time elapsed: 2646 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 660/804 1/5 RERS17pb113-PT-1-LTLFireability-00 50527 m, 77 m/sec, 53655 t fired, .
Time elapsed: 2651 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 665/804 1/5 RERS17pb113-PT-1-LTLFireability-00 50909 m, 76 m/sec, 55222 t fired, .
Time elapsed: 2656 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 670/804 1/5 RERS17pb113-PT-1-LTLFireability-00 51286 m, 75 m/sec, 56914 t fired, .
Time elapsed: 2661 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 675/804 1/5 RERS17pb113-PT-1-LTLFireability-00 51662 m, 75 m/sec, 58624 t fired, .
Time elapsed: 2666 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 680/804 1/5 RERS17pb113-PT-1-LTLFireability-00 52043 m, 76 m/sec, 60182 t fired, .
Time elapsed: 2671 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 685/804 1/5 RERS17pb113-PT-1-LTLFireability-00 52428 m, 77 m/sec, 61957 t fired, .
Time elapsed: 2676 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 690/804 1/5 RERS17pb113-PT-1-LTLFireability-00 52810 m, 76 m/sec, 63784 t fired, .
Time elapsed: 2681 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 695/804 1/5 RERS17pb113-PT-1-LTLFireability-00 53198 m, 77 m/sec, 65313 t fired, .
Time elapsed: 2686 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 700/804 1/5 RERS17pb113-PT-1-LTLFireability-00 53573 m, 75 m/sec, 67165 t fired, .
Time elapsed: 2691 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 705/804 1/5 RERS17pb113-PT-1-LTLFireability-00 53951 m, 75 m/sec, 68524 t fired, .
Time elapsed: 2696 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 710/804 1/5 RERS17pb113-PT-1-LTLFireability-00 54327 m, 75 m/sec, 70192 t fired, .
Time elapsed: 2701 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 715/804 1/5 RERS17pb113-PT-1-LTLFireability-00 54703 m, 75 m/sec, 72040 t fired, .
Time elapsed: 2706 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 720/804 1/5 RERS17pb113-PT-1-LTLFireability-00 55079 m, 75 m/sec, 73930 t fired, .
Time elapsed: 2711 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 725/804 1/5 RERS17pb113-PT-1-LTLFireability-00 55458 m, 75 m/sec, 75760 t fired, .
Time elapsed: 2716 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 730/804 1/5 RERS17pb113-PT-1-LTLFireability-00 55837 m, 75 m/sec, 77834 t fired, .
Time elapsed: 2721 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 735/804 1/5 RERS17pb113-PT-1-LTLFireability-00 56205 m, 73 m/sec, 80092 t fired, .
Time elapsed: 2726 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 740/804 1/5 RERS17pb113-PT-1-LTLFireability-00 56580 m, 75 m/sec, 82502 t fired, .
Time elapsed: 2731 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 745/804 1/5 RERS17pb113-PT-1-LTLFireability-00 56959 m, 75 m/sec, 84392 t fired, .
Time elapsed: 2736 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 750/804 1/5 RERS17pb113-PT-1-LTLFireability-00 57337 m, 75 m/sec, 86624 t fired, .
Time elapsed: 2741 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 755/804 1/5 RERS17pb113-PT-1-LTLFireability-00 57718 m, 76 m/sec, 88277 t fired, .
Time elapsed: 2746 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 760/804 1/5 RERS17pb113-PT-1-LTLFireability-00 58092 m, 74 m/sec, 89801 t fired, .
Time elapsed: 2751 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 765/804 1/5 RERS17pb113-PT-1-LTLFireability-00 58466 m, 74 m/sec, 91677 t fired, .
Time elapsed: 2756 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 770/804 1/5 RERS17pb113-PT-1-LTLFireability-00 58841 m, 75 m/sec, 93429 t fired, .
Time elapsed: 2761 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 775/804 1/5 RERS17pb113-PT-1-LTLFireability-00 59219 m, 75 m/sec, 95536 t fired, .
Time elapsed: 2766 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 780/804 1/5 RERS17pb113-PT-1-LTLFireability-00 59595 m, 75 m/sec, 97174 t fired, .
Time elapsed: 2771 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 785/804 1/5 RERS17pb113-PT-1-LTLFireability-00 59968 m, 74 m/sec, 99247 t fired, .
Time elapsed: 2776 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 790/804 1/5 RERS17pb113-PT-1-LTLFireability-00 60341 m, 74 m/sec, 101488 t fired, .
Time elapsed: 2781 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 795/804 1/5 RERS17pb113-PT-1-LTLFireability-00 60715 m, 74 m/sec, 103761 t fired, .
Time elapsed: 2786 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 800/804 1/5 RERS17pb113-PT-1-LTLFireability-00 61088 m, 74 m/sec, 105946 t fired, .
Time elapsed: 2791 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 1 (type EXCL) for RERS17pb113-PT-1-LTLFireability-00 (local timeout)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 0 0 1 1 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2796 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 20 (type EXCL) for 19 RERS17pb113-PT-1-LTLFireability-05
lola: time limit : 804 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 1 (type EXCL) for 0 RERS17pb113-PT-1-LTLFireability-00
lola: time limit : 804 sec
lola: memory limit: 5 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 5/804 1/5 RERS17pb113-PT-1-LTLFireability-00 336 m, -12150 m/sec, 335 t fired, .
20 LTL EXCL 5/804 1/32 RERS17pb113-PT-1-LTLFireability-05 311 m, 62 m/sec, 310 t fired, .
Time elapsed: 2801 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 10/804 1/5 RERS17pb113-PT-1-LTLFireability-00 682 m, 69 m/sec, 681 t fired, .
20 LTL EXCL 10/402 1/32 RERS17pb113-PT-1-LTLFireability-05 661 m, 70 m/sec, 660 t fired, .
Time elapsed: 2806 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 15/804 1/5 RERS17pb113-PT-1-LTLFireability-00 1016 m, 66 m/sec, 1015 t fired, .
20 LTL EXCL 15/402 1/32 RERS17pb113-PT-1-LTLFireability-05 1011 m, 70 m/sec, 1010 t fired, .
Time elapsed: 2811 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 20/804 1/5 RERS17pb113-PT-1-LTLFireability-00 1364 m, 69 m/sec, 1363 t fired, .
20 LTL EXCL 20/402 1/32 RERS17pb113-PT-1-LTLFireability-05 1369 m, 71 m/sec, 1368 t fired, .
Time elapsed: 2816 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-05: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 25/804 1/5 RERS17pb113-PT-1-LTLFireability-00 1702 m, 67 m/sec, 1701 t fired, .
20 LTL EXCL 25/402 1/32 RERS17pb113-PT-1-LTLFireability-05 1719 m, 70 m/sec, 1718 t fired, .
Time elapsed: 2821 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
lola: FINISHED task # 20 (type EXCL) for RERS17pb113-PT-1-LTLFireability-05
lola: result : false
lola: markings : 1859
lola: fired transitions : 1859
lola: time used : 27.000000
lola: memory pages used : 1
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-05: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 30/804 1/5 RERS17pb113-PT-1-LTLFireability-00 2049 m, 69 m/sec, 2052 t fired, .
Time elapsed: 2826 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-05: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 35/804 1/5 RERS17pb113-PT-1-LTLFireability-00 2394 m, 69 m/sec, 2397 t fired, .
Time elapsed: 2831 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-05: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 40/804 1/5 RERS17pb113-PT-1-LTLFireability-00 2741 m, 69 m/sec, 2757 t fired, .
Time elapsed: 2836 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-05: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 45/804 1/5 RERS17pb113-PT-1-LTLFireability-00 3083 m, 68 m/sec, 3102 t fired, .
Time elapsed: 2841 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-05: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 50/804 1/5 RERS17pb113-PT-1-LTLFireability-00 3433 m, 70 m/sec, 3455 t fired, .
Time elapsed: 2846 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-05: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 55/804 1/5 RERS17pb113-PT-1-LTLFireability-00 3800 m, 73 m/sec, 3822 t fired, .
Time elapsed: 2851 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-05: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 60/804 1/5 RERS17pb113-PT-1-LTLFireability-00 4139 m, 67 m/sec, 4163 t fired, .
Time elapsed: 2856 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-05: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 65/804 1/5 RERS17pb113-PT-1-LTLFireability-00 4491 m, 70 m/sec, 4517 t fired, .
Time elapsed: 2861 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-05: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 70/804 1/5 RERS17pb113-PT-1-LTLFireability-00 4845 m, 70 m/sec, 4882 t fired, .
Time elapsed: 2866 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-05: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 75/804 1/5 RERS17pb113-PT-1-LTLFireability-00 5190 m, 69 m/sec, 5240 t fired, .
Time elapsed: 2871 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-05: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 80/804 1/5 RERS17pb113-PT-1-LTLFireability-00 5530 m, 68 m/sec, 5584 t fired, .
Time elapsed: 2876 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-05: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 85/804 1/5 RERS17pb113-PT-1-LTLFireability-00 5873 m, 68 m/sec, 5927 t fired, .
Time elapsed: 2881 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-05: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 90/804 1/5 RERS17pb113-PT-1-LTLFireability-00 6217 m, 68 m/sec, 6286 t fired, .
Time elapsed: 2886 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-05: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 95/804 1/5 RERS17pb113-PT-1-LTLFireability-00 6559 m, 68 m/sec, 6653 t fired, .
Time elapsed: 2891 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-05: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 100/804 1/5 RERS17pb113-PT-1-LTLFireability-00 6903 m, 68 m/sec, 6997 t fired, .
Time elapsed: 2896 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-05: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 105/804 1/5 RERS17pb113-PT-1-LTLFireability-00 7249 m, 69 m/sec, 7350 t fired, .
Time elapsed: 2901 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-05: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 110/804 1/5 RERS17pb113-PT-1-LTLFireability-00 7592 m, 68 m/sec, 7693 t fired, .
Time elapsed: 2906 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-05: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 115/804 1/5 RERS17pb113-PT-1-LTLFireability-00 7950 m, 71 m/sec, 8053 t fired, .
Time elapsed: 2911 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-05: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 120/804 1/5 RERS17pb113-PT-1-LTLFireability-00 8303 m, 70 m/sec, 8409 t fired, .
Time elapsed: 2916 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-05: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 125/804 1/5 RERS17pb113-PT-1-LTLFireability-00 8649 m, 69 m/sec, 8759 t fired, .
Time elapsed: 2921 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-05: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 130/804 1/5 RERS17pb113-PT-1-LTLFireability-00 8995 m, 69 m/sec, 9112 t fired, .
Time elapsed: 2926 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-05: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 135/804 1/5 RERS17pb113-PT-1-LTLFireability-00 9345 m, 70 m/sec, 9467 t fired, .
Time elapsed: 2931 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-05: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 140/804 1/5 RERS17pb113-PT-1-LTLFireability-00 9689 m, 68 m/sec, 9823 t fired, .
Time elapsed: 2936 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-05: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 145/804 1/5 RERS17pb113-PT-1-LTLFireability-00 10034 m, 69 m/sec, 10181 t fired, .
Time elapsed: 2941 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-05: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 150/804 1/5 RERS17pb113-PT-1-LTLFireability-00 10380 m, 69 m/sec, 10544 t fired, .
Time elapsed: 2946 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-05: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 155/804 1/5 RERS17pb113-PT-1-LTLFireability-00 10725 m, 69 m/sec, 10902 t fired, .
Time elapsed: 2951 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-05: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 160/804 1/5 RERS17pb113-PT-1-LTLFireability-00 11073 m, 69 m/sec, 11252 t fired, .
Time elapsed: 2956 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-05: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 165/804 1/5 RERS17pb113-PT-1-LTLFireability-00 11420 m, 69 m/sec, 11606 t fired, .
Time elapsed: 2961 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-05: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 170/804 1/5 RERS17pb113-PT-1-LTLFireability-00 11772 m, 70 m/sec, 11971 t fired, .
Time elapsed: 2966 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-05: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 175/804 1/5 RERS17pb113-PT-1-LTLFireability-00 12124 m, 70 m/sec, 12366 t fired, .
Time elapsed: 2971 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-05: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 180/804 1/5 RERS17pb113-PT-1-LTLFireability-00 12469 m, 69 m/sec, 12719 t fired, .
Time elapsed: 2976 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-05: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 185/804 1/5 RERS17pb113-PT-1-LTLFireability-00 12815 m, 69 m/sec, 13086 t fired, .
Time elapsed: 2981 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-05: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 190/804 1/5 RERS17pb113-PT-1-LTLFireability-00 13172 m, 71 m/sec, 13477 t fired, .
Time elapsed: 2986 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-05: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 195/804 1/5 RERS17pb113-PT-1-LTLFireability-00 13516 m, 68 m/sec, 13822 t fired, .
Time elapsed: 2991 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-05: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 200/804 1/5 RERS17pb113-PT-1-LTLFireability-00 13874 m, 71 m/sec, 14181 t fired, .
Time elapsed: 2996 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-05: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 205/804 1/5 RERS17pb113-PT-1-LTLFireability-00 14223 m, 69 m/sec, 14536 t fired, .
Time elapsed: 3001 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-05: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 210/804 1/5 RERS17pb113-PT-1-LTLFireability-00 14577 m, 70 m/sec, 14894 t fired, .
Time elapsed: 3006 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-05: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 215/804 1/5 RERS17pb113-PT-1-LTLFireability-00 14931 m, 70 m/sec, 15256 t fired, .
Time elapsed: 3011 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-05: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 220/804 1/5 RERS17pb113-PT-1-LTLFireability-00 15278 m, 69 m/sec, 15619 t fired, .
Time elapsed: 3016 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-05: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 225/804 1/5 RERS17pb113-PT-1-LTLFireability-00 15629 m, 70 m/sec, 15985 t fired, .
Time elapsed: 3021 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-05: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 230/804 1/5 RERS17pb113-PT-1-LTLFireability-00 15988 m, 71 m/sec, 16348 t fired, .
Time elapsed: 3026 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-05: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 235/804 1/5 RERS17pb113-PT-1-LTLFireability-00 16364 m, 75 m/sec, 16728 t fired, .
Time elapsed: 3031 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-05: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 240/804 1/5 RERS17pb113-PT-1-LTLFireability-00 16722 m, 71 m/sec, 17086 t fired, .
Time elapsed: 3036 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-05: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 245/804 1/5 RERS17pb113-PT-1-LTLFireability-00 17085 m, 72 m/sec, 17450 t fired, .
Time elapsed: 3041 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-05: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 250/804 1/5 RERS17pb113-PT-1-LTLFireability-00 17442 m, 71 m/sec, 17812 t fired, .
Time elapsed: 3046 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-05: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 255/804 1/5 RERS17pb113-PT-1-LTLFireability-00 17796 m, 70 m/sec, 18191 t fired, .
Time elapsed: 3051 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-05: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 260/804 1/5 RERS17pb113-PT-1-LTLFireability-00 18146 m, 70 m/sec, 18556 t fired, .
Time elapsed: 3056 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-05: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 265/804 1/5 RERS17pb113-PT-1-LTLFireability-00 18496 m, 70 m/sec, 18910 t fired, .
Time elapsed: 3061 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-05: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 270/804 1/5 RERS17pb113-PT-1-LTLFireability-00 18847 m, 70 m/sec, 19264 t fired, .
Time elapsed: 3066 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-05: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 275/804 1/5 RERS17pb113-PT-1-LTLFireability-00 19203 m, 71 m/sec, 19636 t fired, .
Time elapsed: 3071 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-05: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 280/804 1/5 RERS17pb113-PT-1-LTLFireability-00 19553 m, 70 m/sec, 19993 t fired, .
Time elapsed: 3076 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-05: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 285/804 1/5 RERS17pb113-PT-1-LTLFireability-00 19901 m, 69 m/sec, 20370 t fired, .
Time elapsed: 3081 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-05: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 290/804 1/5 RERS17pb113-PT-1-LTLFireability-00 20263 m, 72 m/sec, 20769 t fired, .
Time elapsed: 3086 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-05: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 295/804 1/5 RERS17pb113-PT-1-LTLFireability-00 20614 m, 70 m/sec, 21149 t fired, .
Time elapsed: 3091 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
RERS17pb113-PT-1-LTLFireability-05: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-06: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-08: CONJ false LTL model checker
RERS17pb113-PT-1-LTLFireability-09: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-10: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-11: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-12: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-13: CONJ false state space / EG
RERS17pb113-PT-1-LTLFireability-14: F false state space / EG
RERS17pb113-PT-1-LTLFireability-15: LTL false LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
RERS17pb113-PT-1-LTLFireability-00: LTL 0 0 1 0 1 0 0 0
RERS17pb113-PT-1-LTLFireability-01: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-03: LTL 0 0 0 0 1 0 1 0
RERS17pb113-PT-1-LTLFireability-07: LTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 LTL EXCL 300/804 1/5 RERS17pb113-PT-1-LTLFireability-00 20974 m, 72 m/sec, 21514 t fired, .
Time elapsed: 3096 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
RERS17pb113-PT-1-LTLFireability-02: LTL false LTL model checker
RERS17pb113-PT-1-LTLFireability-04: CONJ false findpath
========== file over 1MB has been truncated ======
retrieve it from the run archives if needed
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="RERS17pb113-PT-1"
export BK_EXAMINATION="LTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lola"
echo " Input is RERS17pb113-PT-1, examination is LTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r326-tall-167889197900004"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/RERS17pb113-PT-1.tgz
mv RERS17pb113-PT-1 execution
cd execution
if [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "UpperBounds" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] || [ "LTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;