fond
Model Checking Contest 2023
13th edition, Paris, France, April 26, 2023 (at TOOLympics II)
Execution of r297-tall-167873950200242
Last Updated
May 14, 2023

About the Execution of LTSMin+red for Philosophers-PT-001000

Execution Summary
Max Memory
Used (MB)
Time wait (ms) CPU Usage (ms) I/O Wait (ms) Computed Result Execution
Status
8488.523 112551.00 204295.00 708.10 [undef] Cannot compute

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r297-tall-167873950200242.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool ltsminxred
Input is Philosophers-PT-001000, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r297-tall-167873950200242
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 28M
-rw-r--r-- 1 mcc users 710K Feb 25 14:13 CTLCardinality.txt
-rw-r--r-- 1 mcc users 3.6M Feb 25 14:13 CTLCardinality.xml
-rw-r--r-- 1 mcc users 646K Feb 25 13:43 CTLFireability.txt
-rw-r--r-- 1 mcc users 4.1M Feb 25 13:43 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.8K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 681K Feb 25 16:33 LTLCardinality.txt
-rw-r--r-- 1 mcc users 2.5M Feb 25 16:33 LTLCardinality.xml
-rw-r--r-- 1 mcc users 307K Feb 25 16:33 LTLFireability.txt
-rw-r--r-- 1 mcc users 1.5M Feb 25 16:33 LTLFireability.xml
-rw-r--r-- 1 mcc users 359K Feb 25 15:52 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 1.7M Feb 25 15:52 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 1.3M Feb 25 14:58 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 8.2M Feb 25 14:58 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 95K Feb 25 16:33 UpperBounds.txt
-rw-r--r-- 1 mcc users 261K Feb 25 16:33 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 Mar 5 18:23 equiv_col
-rw-r--r-- 1 mcc users 7 Mar 5 18:23 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 iscolored
-rw-r--r-- 1 mcc users 2.3M Mar 5 18:23 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME Philosophers-PT-001000-CTLFireability-00
FORMULA_NAME Philosophers-PT-001000-CTLFireability-01
FORMULA_NAME Philosophers-PT-001000-CTLFireability-02
FORMULA_NAME Philosophers-PT-001000-CTLFireability-03
FORMULA_NAME Philosophers-PT-001000-CTLFireability-04
FORMULA_NAME Philosophers-PT-001000-CTLFireability-05
FORMULA_NAME Philosophers-PT-001000-CTLFireability-06
FORMULA_NAME Philosophers-PT-001000-CTLFireability-07
FORMULA_NAME Philosophers-PT-001000-CTLFireability-08
FORMULA_NAME Philosophers-PT-001000-CTLFireability-09
FORMULA_NAME Philosophers-PT-001000-CTLFireability-10
FORMULA_NAME Philosophers-PT-001000-CTLFireability-11
FORMULA_NAME Philosophers-PT-001000-CTLFireability-12
FORMULA_NAME Philosophers-PT-001000-CTLFireability-13
FORMULA_NAME Philosophers-PT-001000-CTLFireability-14
FORMULA_NAME Philosophers-PT-001000-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1679471160431

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=ltsminxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=Philosophers-PT-001000
Applying reductions before tool ltsmin
Invoking reducer
Running Version 202303021504
[2023-03-22 07:46:02] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-22 07:46:02] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-22 07:46:02] [INFO ] Load time of PNML (sax parser for PT used): 253 ms
[2023-03-22 07:46:02] [INFO ] Transformed 5000 places.
[2023-03-22 07:46:02] [INFO ] Transformed 5000 transitions.
[2023-03-22 07:46:02] [INFO ] Parsed PT model containing 5000 places and 5000 transitions and 16000 arcs in 366 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 123 ms.
Support contains 5000 out of 5000 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 5000/5000 places, 5000/5000 transitions.
Applied a total of 0 rules in 51 ms. Remains 5000 /5000 variables (removed 0) and now considering 5000/5000 (removed 0) transitions.
// Phase 1: matrix 5000 rows 5000 cols
[2023-03-22 07:46:04] [INFO ] Computed 2000 place invariants in 51 ms
[2023-03-22 07:46:05] [INFO ] Implicit Places using invariants in 744 ms returned []
[2023-03-22 07:46:05] [INFO ] Invariant cache hit.
[2023-03-22 07:46:06] [INFO ] Implicit Places using invariants and state equation in 611 ms returned []
Implicit Place search using SMT with State Equation took 1389 ms to find 0 implicit places.
[2023-03-22 07:46:06] [INFO ] Invariant cache hit.
[2023-03-22 07:46:09] [INFO ] Dead Transitions using invariants and state equation in 3739 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 5182 ms. Remains : 5000/5000 places, 5000/5000 transitions.
Support contains 5000 out of 5000 places after structural reductions.
[2023-03-22 07:46:11] [INFO ] Flatten gal took : 594 ms
[2023-03-22 07:46:14] [INFO ] Flatten gal took : 549 ms
[2023-03-22 07:46:18] [INFO ] Input system was already deterministic with 5000 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 1632 ms. (steps per millisecond=6 ) properties (out of 64) seen :56
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 2291 ms. (steps per millisecond=4 ) properties (out of 8) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 2216 ms. (steps per millisecond=4 ) properties (out of 8) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 3554 ms. (steps per millisecond=2 ) properties (out of 8) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 310 ms. (steps per millisecond=32 ) properties (out of 8) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 318 ms. (steps per millisecond=31 ) properties (out of 8) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 323 ms. (steps per millisecond=30 ) properties (out of 8) seen :1
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 342 ms. (steps per millisecond=29 ) properties (out of 7) seen :1
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 334 ms. (steps per millisecond=29 ) properties (out of 6) seen :1
Running SMT prover for 5 properties.
[2023-03-22 07:46:30] [INFO ] Invariant cache hit.
[2023-03-22 07:46:35] [INFO ] [Real]Absence check using 2000 positive place invariants in 473 ms returned sat
[2023-03-22 07:46:36] [INFO ] After 2202ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:5
[2023-03-22 07:46:38] [INFO ] [Nat]Absence check using 2000 positive place invariants in 590 ms returned sat
[2023-03-22 07:46:47] [INFO ] After 6178ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :5
[2023-03-22 07:46:49] [INFO ] After 8887ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :5
Attempting to minimize the solution found.
Minimization took 1764 ms.
[2023-03-22 07:46:51] [INFO ] After 15199ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :5
Fused 5 Parikh solutions to 3 different solutions.
Finished Parikh walk after 1618 steps, including 1 resets, run visited all 1 properties in 253 ms. (steps per millisecond=6 )
Parikh walk visited 5 properties in 709 ms.
[2023-03-22 07:46:53] [INFO ] Flatten gal took : 336 ms
[2023-03-22 07:46:57] [INFO ] Flatten gal took : 512 ms
[2023-03-22 07:47:00] [INFO ] Input system was already deterministic with 5000 transitions.
Computed a total of 0 stabilizing places and 0 stable transitions
Starting structural reductions in LTL mode, iteration 0 : 5000/5000 places, 5000/5000 transitions.
Applied a total of 0 rules in 116 ms. Remains 5000 /5000 variables (removed 0) and now considering 5000/5000 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 117 ms. Remains : 5000/5000 places, 5000/5000 transitions.
[2023-03-22 07:47:01] [INFO ] Flatten gal took : 173 ms
[2023-03-22 07:47:02] [INFO ] Flatten gal took : 221 ms
[2023-03-22 07:47:02] [INFO ] Input system was already deterministic with 5000 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 5000/5000 places, 5000/5000 transitions.
Applied a total of 0 rules in 117 ms. Remains 5000 /5000 variables (removed 0) and now considering 5000/5000 (removed 0) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 118 ms. Remains : 5000/5000 places, 5000/5000 transitions.
[2023-03-22 07:47:03] [INFO ] Flatten gal took : 147 ms
[2023-03-22 07:47:03] [INFO ] Flatten gal took : 178 ms
[2023-03-22 07:47:03] [INFO ] Input system was already deterministic with 5000 transitions.
Starting structural reductions in LTL mode, iteration 0 : 5000/5000 places, 5000/5000 transitions.
Applied a total of 0 rules in 303 ms. Remains 5000 /5000 variables (removed 0) and now considering 5000/5000 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 305 ms. Remains : 5000/5000 places, 5000/5000 transitions.
[2023-03-22 07:47:04] [INFO ] Flatten gal took : 134 ms
[2023-03-22 07:47:04] [INFO ] Flatten gal took : 157 ms
[2023-03-22 07:47:04] [INFO ] Input system was already deterministic with 5000 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 5000/5000 places, 5000/5000 transitions.
Applied a total of 0 rules in 503 ms. Remains 5000 /5000 variables (removed 0) and now considering 5000/5000 (removed 0) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 504 ms. Remains : 5000/5000 places, 5000/5000 transitions.
[2023-03-22 07:47:05] [INFO ] Flatten gal took : 131 ms
[2023-03-22 07:47:05] [INFO ] Flatten gal took : 146 ms
[2023-03-22 07:47:06] [INFO ] Input system was already deterministic with 5000 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 5000/5000 places, 5000/5000 transitions.
Applied a total of 0 rules in 52 ms. Remains 5000 /5000 variables (removed 0) and now considering 5000/5000 (removed 0) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 52 ms. Remains : 5000/5000 places, 5000/5000 transitions.
[2023-03-22 07:47:06] [INFO ] Flatten gal took : 162 ms
[2023-03-22 07:47:06] [INFO ] Flatten gal took : 199 ms
[2023-03-22 07:47:06] [INFO ] Input system was already deterministic with 5000 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 5000/5000 places, 5000/5000 transitions.
Applied a total of 0 rules in 111 ms. Remains 5000 /5000 variables (removed 0) and now considering 5000/5000 (removed 0) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 112 ms. Remains : 5000/5000 places, 5000/5000 transitions.
[2023-03-22 07:47:07] [INFO ] Flatten gal took : 124 ms
[2023-03-22 07:47:07] [INFO ] Flatten gal took : 152 ms
[2023-03-22 07:47:07] [INFO ] Input system was already deterministic with 5000 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 5000/5000 places, 5000/5000 transitions.
Applied a total of 0 rules in 35 ms. Remains 5000 /5000 variables (removed 0) and now considering 5000/5000 (removed 0) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 35 ms. Remains : 5000/5000 places, 5000/5000 transitions.
[2023-03-22 07:47:08] [INFO ] Flatten gal took : 169 ms
[2023-03-22 07:47:08] [INFO ] Flatten gal took : 227 ms
[2023-03-22 07:47:09] [INFO ] Input system was already deterministic with 5000 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 5000/5000 places, 5000/5000 transitions.
Applied a total of 0 rules in 33 ms. Remains 5000 /5000 variables (removed 0) and now considering 5000/5000 (removed 0) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 33 ms. Remains : 5000/5000 places, 5000/5000 transitions.
[2023-03-22 07:47:09] [INFO ] Flatten gal took : 159 ms
[2023-03-22 07:47:09] [INFO ] Flatten gal took : 207 ms
[2023-03-22 07:47:10] [INFO ] Input system was already deterministic with 5000 transitions.
Starting structural reductions in LTL mode, iteration 0 : 5000/5000 places, 5000/5000 transitions.
Applied a total of 0 rules in 232 ms. Remains 5000 /5000 variables (removed 0) and now considering 5000/5000 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 232 ms. Remains : 5000/5000 places, 5000/5000 transitions.
[2023-03-22 07:47:10] [INFO ] Flatten gal took : 112 ms
[2023-03-22 07:47:10] [INFO ] Flatten gal took : 125 ms
[2023-03-22 07:47:10] [INFO ] Input system was already deterministic with 5000 transitions.
Starting structural reductions in LTL mode, iteration 0 : 5000/5000 places, 5000/5000 transitions.
Applied a total of 0 rules in 229 ms. Remains 5000 /5000 variables (removed 0) and now considering 5000/5000 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 229 ms. Remains : 5000/5000 places, 5000/5000 transitions.
[2023-03-22 07:47:11] [INFO ] Flatten gal took : 112 ms
[2023-03-22 07:47:11] [INFO ] Flatten gal took : 128 ms
[2023-03-22 07:47:11] [INFO ] Input system was already deterministic with 5000 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 5000/5000 places, 5000/5000 transitions.
Performed 993 Post agglomeration using F-continuation condition.Transition count delta: 993
Deduced a syphon composed of 993 places in 1 ms
Reduce places removed 993 places and 0 transitions.
Iterating global reduction 0 with 1986 rules applied. Total rules applied 1986 place count 4007 transition count 4007
Applied a total of 1986 rules in 703 ms. Remains 4007 /5000 variables (removed 993) and now considering 4007/5000 (removed 993) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 704 ms. Remains : 4007/5000 places, 4007/5000 transitions.
[2023-03-22 07:47:12] [INFO ] Flatten gal took : 101 ms
[2023-03-22 07:47:12] [INFO ] Flatten gal took : 110 ms
[2023-03-22 07:47:12] [INFO ] Input system was already deterministic with 4007 transitions.
Starting structural reductions in LTL mode, iteration 0 : 5000/5000 places, 5000/5000 transitions.
Applied a total of 0 rules in 234 ms. Remains 5000 /5000 variables (removed 0) and now considering 5000/5000 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 234 ms. Remains : 5000/5000 places, 5000/5000 transitions.
[2023-03-22 07:47:13] [INFO ] Flatten gal took : 113 ms
[2023-03-22 07:47:13] [INFO ] Flatten gal took : 129 ms
[2023-03-22 07:47:13] [INFO ] Input system was already deterministic with 5000 transitions.
Starting structural reductions in LTL mode, iteration 0 : 5000/5000 places, 5000/5000 transitions.
Applied a total of 0 rules in 233 ms. Remains 5000 /5000 variables (removed 0) and now considering 5000/5000 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 233 ms. Remains : 5000/5000 places, 5000/5000 transitions.
[2023-03-22 07:47:13] [INFO ] Flatten gal took : 114 ms
[2023-03-22 07:47:14] [INFO ] Flatten gal took : 127 ms
[2023-03-22 07:47:14] [INFO ] Input system was already deterministic with 5000 transitions.
Starting structural reductions in LTL mode, iteration 0 : 5000/5000 places, 5000/5000 transitions.
Applied a total of 0 rules in 233 ms. Remains 5000 /5000 variables (removed 0) and now considering 5000/5000 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 233 ms. Remains : 5000/5000 places, 5000/5000 transitions.
[2023-03-22 07:47:14] [INFO ] Flatten gal took : 114 ms
[2023-03-22 07:47:14] [INFO ] Flatten gal took : 128 ms
[2023-03-22 07:47:14] [INFO ] Input system was already deterministic with 5000 transitions.
Starting structural reductions in LTL mode, iteration 0 : 5000/5000 places, 5000/5000 transitions.
Applied a total of 0 rules in 230 ms. Remains 5000 /5000 variables (removed 0) and now considering 5000/5000 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 230 ms. Remains : 5000/5000 places, 5000/5000 transitions.
[2023-03-22 07:47:15] [INFO ] Flatten gal took : 112 ms
[2023-03-22 07:47:15] [INFO ] Flatten gal took : 124 ms
[2023-03-22 07:47:15] [INFO ] Input system was already deterministic with 5000 transitions.
Starting structural reductions in LTL mode, iteration 0 : 5000/5000 places, 5000/5000 transitions.
Applied a total of 0 rules in 232 ms. Remains 5000 /5000 variables (removed 0) and now considering 5000/5000 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 232 ms. Remains : 5000/5000 places, 5000/5000 transitions.
[2023-03-22 07:47:16] [INFO ] Flatten gal took : 113 ms
[2023-03-22 07:47:16] [INFO ] Flatten gal took : 123 ms
[2023-03-22 07:47:16] [INFO ] Input system was already deterministic with 5000 transitions.
[2023-03-22 07:47:17] [INFO ] Flatten gal took : 491 ms
[2023-03-22 07:47:20] [INFO ] Flatten gal took : 475 ms
[2023-03-22 07:47:24] [INFO ] Export to MCC of 16 properties in file /home/mcc/execution/CTLFireability.sr.xml took 126 ms.
[2023-03-22 07:47:24] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 5000 places, 5000 transitions and 16000 arcs took 21 ms.
Total runtime 82017 ms.
There are residual formulas that ITS could not solve within timeout
pnml2lts-sym model.pnml --lace-workers=4 --vset=lddmc --saturation=sat -rbs,w2W,ru,hf --sylvan-sizes=20,28,20,28 --ctl=/tmp/494/ctl_0_ --ctl=/tmp/494/ctl_1_ --ctl=/tmp/494/ctl_2_ --ctl=/tmp/494/ctl_3_ --ctl=/tmp/494/ctl_4_ --ctl=/tmp/494/ctl_5_ --ctl=/tmp/494/ctl_6_ --ctl=/tmp/494/ctl_7_ --ctl=/tmp/494/ctl_8_ --ctl=/tmp/494/ctl_9_ --ctl=/tmp/494/ctl_10_ --ctl=/tmp/494/ctl_11_ --ctl=/tmp/494/ctl_12_ --ctl=/tmp/494/ctl_13_ --ctl=/tmp/494/ctl_14_ --ctl=/tmp/494/ctl_15_ --mu-par --mu-opt
Could not compute solution for formula : Philosophers-PT-001000-CTLFireability-00
Could not compute solution for formula : Philosophers-PT-001000-CTLFireability-01
Could not compute solution for formula : Philosophers-PT-001000-CTLFireability-02
Could not compute solution for formula : Philosophers-PT-001000-CTLFireability-03
Could not compute solution for formula : Philosophers-PT-001000-CTLFireability-04
Could not compute solution for formula : Philosophers-PT-001000-CTLFireability-05
Could not compute solution for formula : Philosophers-PT-001000-CTLFireability-06
Could not compute solution for formula : Philosophers-PT-001000-CTLFireability-07
Could not compute solution for formula : Philosophers-PT-001000-CTLFireability-08
Could not compute solution for formula : Philosophers-PT-001000-CTLFireability-09
Could not compute solution for formula : Philosophers-PT-001000-CTLFireability-10
Could not compute solution for formula : Philosophers-PT-001000-CTLFireability-11
Could not compute solution for formula : Philosophers-PT-001000-CTLFireability-12
Could not compute solution for formula : Philosophers-PT-001000-CTLFireability-13
Could not compute solution for formula : Philosophers-PT-001000-CTLFireability-14
Could not compute solution for formula : Philosophers-PT-001000-CTLFireability-15

BK_STOP 1679471272982

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
mcc2023
ctl formula name Philosophers-PT-001000-CTLFireability-00
ctl formula formula --ctl=/tmp/494/ctl_0_
ctl formula name Philosophers-PT-001000-CTLFireability-01
ctl formula formula --ctl=/tmp/494/ctl_1_
ctl formula name Philosophers-PT-001000-CTLFireability-02
ctl formula formula --ctl=/tmp/494/ctl_2_
ctl formula name Philosophers-PT-001000-CTLFireability-03
ctl formula formula --ctl=/tmp/494/ctl_3_
ctl formula name Philosophers-PT-001000-CTLFireability-04
ctl formula formula --ctl=/tmp/494/ctl_4_
ctl formula name Philosophers-PT-001000-CTLFireability-05
ctl formula formula --ctl=/tmp/494/ctl_5_
ctl formula name Philosophers-PT-001000-CTLFireability-06
ctl formula formula --ctl=/tmp/494/ctl_6_
ctl formula name Philosophers-PT-001000-CTLFireability-07
ctl formula formula --ctl=/tmp/494/ctl_7_
ctl formula name Philosophers-PT-001000-CTLFireability-08
ctl formula formula --ctl=/tmp/494/ctl_8_
ctl formula name Philosophers-PT-001000-CTLFireability-09
ctl formula formula --ctl=/tmp/494/ctl_9_
ctl formula name Philosophers-PT-001000-CTLFireability-10
ctl formula formula --ctl=/tmp/494/ctl_10_
ctl formula name Philosophers-PT-001000-CTLFireability-11
ctl formula formula --ctl=/tmp/494/ctl_11_
ctl formula name Philosophers-PT-001000-CTLFireability-12
ctl formula formula --ctl=/tmp/494/ctl_12_
ctl formula name Philosophers-PT-001000-CTLFireability-13
ctl formula formula --ctl=/tmp/494/ctl_13_
ctl formula name Philosophers-PT-001000-CTLFireability-14
ctl formula formula --ctl=/tmp/494/ctl_14_
ctl formula name Philosophers-PT-001000-CTLFireability-15
ctl formula formula --ctl=/tmp/494/ctl_15_
pnml2lts-sym: Exploration order is bfs-prev
pnml2lts-sym: Saturation strategy is sat
pnml2lts-sym: Guided search strategy is unguided
pnml2lts-sym: Attractor strategy is default
pnml2lts-sym: opening model.pnml
pnml2lts-sym: Edge label is id
Warning: program compiled against libxml 210 using older 209
pnml2lts-sym: Petri net has 5000 places, 5000 transitions and 16000 arcs
pnml2lts-sym: Petri net Petri analyzed
pnml2lts-sym: There are no safe places
pnml2lts-sym: Loading Petri net took 0.060 real 0.030 user 0.020 sys
pnml2lts-sym: Initializing regrouping layer
pnml2lts-sym: Regroup specification: bs,w2W,ru,hf
pnml2lts-sym: Regroup Boost's Sloan
pnml2lts-sym: Regroup over-approximate must-write to may-write
pnml2lts-sym: Regroup Row sUbsume
pnml2lts-sym: Reqroup Horizontal Flip
pnml2lts-sym: Regrouping: 5000->5000 groups
pnml2lts-sym: Regrouping took 6.240 real 6.150 user 0.080 sys
pnml2lts-sym: state vector length is 5000; there are 5000 groups
pnml2lts-sym: Creating a multi-core ListDD domain.
pnml2lts-sym: Sylvan allocates 15.000 GB virtual memory for nodes table and operation cache.
pnml2lts-sym: Initial nodes table and operation cache requires 60.00 MB.
pnml2lts-sym: Using GBgetTransitionsShortR2W as next-state function
pnml2lts-sym: got initial state
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: Exploration took 41973 group checks and 0 next state calls
pnml2lts-sym: reachability took 3.600 real 14.360 user 0.030 sys
pnml2lts-sym: counting visited states...
pnml2lts-sym: counting took 0.020 real 0.090 user 0.000 sys
pnml2lts-sym: state space has 1.32207081948080664e+477 states, 39282 nodes
pnml2lts-sym: vset_sylvan: starting garbage collection
pnml2lts-sym: vset_sylvan: garbage collection done
pnml2lts-sym: vset_sylvan: starting garbage collection
pnml2lts-sym: vset_sylvan: garbage collection done
pnml2lts-sym: vset_sylvan: starting garbage collection
pnml2lts-sym: vset_sylvan: garbage collection done
pnml2lts-sym: vset_sylvan: starting garbage collection
pnml2lts-sym: vset_sylvan: garbage collection done
pnml2lts-sym: vset_sylvan: starting garbage collection
pnml2lts-sym: vset_sylvan: garbage collection done
pnml2lts-sym: vset_sylvan: starting garbage collection
pnml2lts-sym: vset_sylvan: garbage collection done
corrupted size vs. prev_size

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="Philosophers-PT-001000"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="ltsminxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool ltsminxred"
echo " Input is Philosophers-PT-001000, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r297-tall-167873950200242"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/Philosophers-PT-001000.tgz
mv Philosophers-PT-001000 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;