fond
Model Checking Contest 2023
13th edition, Paris, France, April 26, 2023 (at TOOLympics II)
Execution of r295-tall-167873948000538
Last Updated
May 14, 2023

About the Execution of LoLa+red for PolyORBLF-PT-S04J04T06

Execution Summary
Max Memory
Used (MB)
Time wait (ms) CPU Usage (ms) I/O Wait (ms) Computed Result Execution
Status
1667.520 155204.00 179825.00 790.60 ?TF?TFFTFTTTTFTT normal

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r295-tall-167873948000538.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is PolyORBLF-PT-S04J04T06, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r295-tall-167873948000538
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 4.5M
-rw-r--r-- 1 mcc users 14K Feb 26 14:19 CTLCardinality.txt
-rw-r--r-- 1 mcc users 90K Feb 26 14:19 CTLCardinality.xml
-rw-r--r-- 1 mcc users 21K Feb 26 14:18 CTLFireability.txt
-rw-r--r-- 1 mcc users 122K Feb 26 14:18 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.3K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 7.4K Feb 25 16:34 LTLCardinality.txt
-rw-r--r-- 1 mcc users 34K Feb 25 16:34 LTLCardinality.xml
-rw-r--r-- 1 mcc users 45K Feb 25 16:34 LTLFireability.txt
-rw-r--r-- 1 mcc users 165K Feb 25 16:34 LTLFireability.xml
-rw-r--r-- 1 mcc users 35K Feb 26 14:32 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 199K Feb 26 14:32 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 239K Feb 26 14:31 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 1.1M Feb 26 14:31 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 2.6K Feb 25 16:34 UpperBounds.txt
-rw-r--r-- 1 mcc users 5.3K Feb 25 16:34 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 Mar 5 18:23 equiv_col
-rw-r--r-- 1 mcc users 10 Mar 5 18:23 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 iscolored
-rw-r--r-- 1 mcc users 2.5M Mar 5 18:23 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME PolyORBLF-PT-S04J04T06-CTLFireability-00
FORMULA_NAME PolyORBLF-PT-S04J04T06-CTLFireability-01
FORMULA_NAME PolyORBLF-PT-S04J04T06-CTLFireability-02
FORMULA_NAME PolyORBLF-PT-S04J04T06-CTLFireability-03
FORMULA_NAME PolyORBLF-PT-S04J04T06-CTLFireability-04
FORMULA_NAME PolyORBLF-PT-S04J04T06-CTLFireability-05
FORMULA_NAME PolyORBLF-PT-S04J04T06-CTLFireability-06
FORMULA_NAME PolyORBLF-PT-S04J04T06-CTLFireability-07
FORMULA_NAME PolyORBLF-PT-S04J04T06-CTLFireability-08
FORMULA_NAME PolyORBLF-PT-S04J04T06-CTLFireability-09
FORMULA_NAME PolyORBLF-PT-S04J04T06-CTLFireability-10
FORMULA_NAME PolyORBLF-PT-S04J04T06-CTLFireability-11
FORMULA_NAME PolyORBLF-PT-S04J04T06-CTLFireability-12
FORMULA_NAME PolyORBLF-PT-S04J04T06-CTLFireability-13
FORMULA_NAME PolyORBLF-PT-S04J04T06-CTLFireability-14
FORMULA_NAME PolyORBLF-PT-S04J04T06-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1678859123965

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=PolyORBLF-PT-S04J04T06
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-15 05:45:25] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-15 05:45:25] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-15 05:45:25] [INFO ] Load time of PNML (sax parser for PT used): 203 ms
[2023-03-15 05:45:25] [INFO ] Transformed 554 places.
[2023-03-15 05:45:25] [INFO ] Transformed 2998 transitions.
[2023-03-15 05:45:25] [INFO ] Parsed PT model containing 554 places and 2998 transitions and 20754 arcs in 288 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 13 ms.
[2023-03-15 05:45:25] [INFO ] Reduced 36 identical enabling conditions.
Ensure Unique test removed 1626 transitions
Reduce redundant transitions removed 1626 transitions.
Support contains 383 out of 554 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 554/554 places, 1372/1372 transitions.
Applied a total of 0 rules in 245 ms. Remains 554 /554 variables (removed 0) and now considering 1372/1372 (removed 0) transitions.
[2023-03-15 05:45:26] [INFO ] Flow matrix only has 1348 transitions (discarded 24 similar events)
// Phase 1: matrix 1348 rows 554 cols
[2023-03-15 05:45:26] [INFO ] Computed 50 place invariants in 99 ms
[2023-03-15 05:45:27] [INFO ] Dead Transitions using invariants and state equation in 1437 ms found 324 transitions.
Found 324 dead transitions using SMT.
Drop transitions removed 324 transitions
Dead transitions reduction (with SMT) triggered by suspicious arc values removed 324 transitions.
[2023-03-15 05:45:27] [INFO ] Flow matrix only has 1024 transitions (discarded 24 similar events)
// Phase 1: matrix 1024 rows 554 cols
[2023-03-15 05:45:27] [INFO ] Computed 50 place invariants in 36 ms
[2023-03-15 05:45:27] [INFO ] Implicit Places using invariants in 329 ms returned [90, 246, 277, 364, 386, 484]
Discarding 6 places :
Implicit Place search using SMT only with invariants took 333 ms to find 6 implicit places.
Starting structural reductions in LTL mode, iteration 1 : 548/554 places, 1048/1372 transitions.
Applied a total of 0 rules in 12 ms. Remains 548 /548 variables (removed 0) and now considering 1048/1048 (removed 0) transitions.
Finished structural reductions in LTL mode , in 2 iterations and 2053 ms. Remains : 548/554 places, 1048/1372 transitions.
Support contains 383 out of 548 places after structural reductions.
[2023-03-15 05:45:28] [INFO ] Flatten gal took : 121 ms
[2023-03-15 05:45:28] [INFO ] Flatten gal took : 91 ms
[2023-03-15 05:45:28] [INFO ] Input system was already deterministic with 1048 transitions.
Support contains 381 out of 548 places (down from 383) after GAL structural reductions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 502 ms. (steps per millisecond=19 ) properties (out of 87) seen :48
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 32 ms. (steps per millisecond=31 ) properties (out of 39) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 22 ms. (steps per millisecond=45 ) properties (out of 39) seen :2
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 18 ms. (steps per millisecond=55 ) properties (out of 37) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 23 ms. (steps per millisecond=43 ) properties (out of 37) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 37) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 15 ms. (steps per millisecond=66 ) properties (out of 37) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 37) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 37) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 16 ms. (steps per millisecond=62 ) properties (out of 37) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 37) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 37) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 37) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 37) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 37) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 37) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 37) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 37) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=76 ) properties (out of 37) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 37) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 37) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=90 ) properties (out of 37) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=76 ) properties (out of 37) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=76 ) properties (out of 37) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 37) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 37) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 37) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 37) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=76 ) properties (out of 37) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 37) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 37) seen :1
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 36) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 36) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 36) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 15 ms. (steps per millisecond=66 ) properties (out of 36) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 36) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 15 ms. (steps per millisecond=66 ) properties (out of 36) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 18 ms. (steps per millisecond=55 ) properties (out of 36) seen :0
Running SMT prover for 36 properties.
[2023-03-15 05:45:29] [INFO ] Flow matrix only has 1024 transitions (discarded 24 similar events)
// Phase 1: matrix 1024 rows 548 cols
[2023-03-15 05:45:29] [INFO ] Computed 44 place invariants in 32 ms
[2023-03-15 05:45:30] [INFO ] [Real]Absence check using 15 positive place invariants in 9 ms returned sat
[2023-03-15 05:45:30] [INFO ] [Real]Absence check using 15 positive and 29 generalized place invariants in 30 ms returned sat
[2023-03-15 05:45:30] [INFO ] After 553ms SMT Verify possible using all constraints in real domain returned unsat :5 sat :0 real:31
[2023-03-15 05:45:30] [INFO ] [Nat]Absence check using 15 positive place invariants in 3 ms returned sat
[2023-03-15 05:45:30] [INFO ] [Nat]Absence check using 15 positive and 29 generalized place invariants in 29 ms returned sat
[2023-03-15 05:45:47] [INFO ] After 15993ms SMT Verify possible using state equation in natural domain returned unsat :33 sat :3
[2023-03-15 05:45:47] [INFO ] State equation strengthened by 120 read => feed constraints.
[2023-03-15 05:45:52] [INFO ] After 5554ms SMT Verify possible using 120 Read/Feed constraints in natural domain returned unsat :33 sat :3
[2023-03-15 05:45:53] [INFO ] Deduced a trap composed of 77 places in 335 ms of which 4 ms to minimize.
[2023-03-15 05:45:53] [INFO ] Deduced a trap composed of 77 places in 70 ms of which 0 ms to minimize.
[2023-03-15 05:45:53] [INFO ] Trap strengthening (SAT) tested/added 3/2 trap constraints in 1014 ms
[2023-03-15 05:45:54] [INFO ] Deduced a trap composed of 76 places in 48 ms of which 1 ms to minimize.
[2023-03-15 05:45:55] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 624 ms
[2023-03-15 05:45:55] [INFO ] After 8448ms SMT Verify possible using trap constraints in natural domain returned unsat :33 sat :2
Attempting to minimize the solution found.
Minimization took 0 ms.
[2023-03-15 05:45:55] [INFO ] After 25014ms SMT Verify possible using all constraints in natural domain returned unsat :33 sat :2
Fused 36 Parikh solutions to 3 different solutions.
Parikh walk visited 0 properties in 35 ms.
Support contains 7 out of 548 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 548/548 places, 1048/1048 transitions.
Ensure Unique test removed 4 places
Drop transitions removed 48 transitions
Trivial Post-agglo rules discarded 48 transitions
Performed 48 trivial Post agglomeration. Transition count delta: 48
Iterating post reduction 0 with 52 rules applied. Total rules applied 52 place count 544 transition count 1000
Reduce places removed 48 places and 0 transitions.
Iterating post reduction 1 with 48 rules applied. Total rules applied 100 place count 496 transition count 1000
Performed 60 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 60 Pre rules applied. Total rules applied 100 place count 496 transition count 940
Deduced a syphon composed of 60 places in 1 ms
Reduce places removed 60 places and 0 transitions.
Iterating global reduction 2 with 120 rules applied. Total rules applied 220 place count 436 transition count 940
Discarding 2 places :
Symmetric choice reduction at 2 with 2 rule applications. Total rules 222 place count 434 transition count 938
Iterating global reduction 2 with 2 rules applied. Total rules applied 224 place count 434 transition count 938
Performed 60 Post agglomeration using F-continuation condition.Transition count delta: 60
Deduced a syphon composed of 60 places in 2 ms
Reduce places removed 60 places and 0 transitions.
Iterating global reduction 2 with 120 rules applied. Total rules applied 344 place count 374 transition count 878
Free-agglomeration rule (complex) applied 15 times.
Iterating global reduction 2 with 15 rules applied. Total rules applied 359 place count 374 transition count 863
Reduce places removed 15 places and 0 transitions.
Iterating post reduction 2 with 15 rules applied. Total rules applied 374 place count 359 transition count 863
Applied a total of 374 rules in 197 ms. Remains 359 /548 variables (removed 189) and now considering 863/1048 (removed 185) transitions.
[2023-03-15 05:45:55] [INFO ] Flow matrix only has 839 transitions (discarded 24 similar events)
// Phase 1: matrix 839 rows 359 cols
[2023-03-15 05:45:55] [INFO ] Computed 40 place invariants in 16 ms
[2023-03-15 05:45:56] [INFO ] Dead Transitions using invariants and state equation in 761 ms found 0 transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 963 ms. Remains : 359/548 places, 863/1048 transitions.
Incomplete random walk after 10000 steps, including 3 resets, run finished after 84 ms. (steps per millisecond=119 ) properties (out of 3) seen :2
Incomplete Best-First random walk after 10000 steps, including 2 resets, run finished after 20 ms. (steps per millisecond=500 ) properties (out of 1) seen :0
Running SMT prover for 1 properties.
[2023-03-15 05:45:56] [INFO ] Flow matrix only has 839 transitions (discarded 24 similar events)
[2023-03-15 05:45:56] [INFO ] Invariant cache hit.
[2023-03-15 05:45:56] [INFO ] [Real]Absence check using 16 positive place invariants in 4 ms returned sat
[2023-03-15 05:45:56] [INFO ] [Real]Absence check using 16 positive and 24 generalized place invariants in 21 ms returned sat
[2023-03-15 05:45:57] [INFO ] After 1058ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:1
[2023-03-15 05:45:57] [INFO ] [Nat]Absence check using 16 positive place invariants in 7 ms returned sat
[2023-03-15 05:45:57] [INFO ] [Nat]Absence check using 16 positive and 24 generalized place invariants in 19 ms returned sat
[2023-03-15 05:46:01] [INFO ] After 4078ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :1
[2023-03-15 05:46:01] [INFO ] State equation strengthened by 120 read => feed constraints.
[2023-03-15 05:46:03] [INFO ] After 1313ms SMT Verify possible using 120 Read/Feed constraints in natural domain returned unsat :0 sat :1
[2023-03-15 05:46:03] [INFO ] Deduced a trap composed of 15 places in 129 ms of which 2 ms to minimize.
[2023-03-15 05:46:04] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 339 ms
[2023-03-15 05:46:04] [INFO ] After 2248ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :1
Attempting to minimize the solution found.
Minimization took 445 ms.
[2023-03-15 05:46:04] [INFO ] After 6872ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :1
Parikh walk visited 0 properties in 1 ms.
Support contains 3 out of 359 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 359/359 places, 863/863 transitions.
Free-agglomeration rule (complex) applied 2 times.
Iterating global reduction 0 with 2 rules applied. Total rules applied 2 place count 359 transition count 861
Reduce places removed 2 places and 0 transitions.
Iterating post reduction 0 with 2 rules applied. Total rules applied 4 place count 357 transition count 861
Applied a total of 4 rules in 50 ms. Remains 357 /359 variables (removed 2) and now considering 861/863 (removed 2) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 50 ms. Remains : 357/359 places, 861/863 transitions.
Incomplete random walk after 10000 steps, including 3 resets, run finished after 44 ms. (steps per millisecond=227 ) properties (out of 1) seen :0
Incomplete Best-First random walk after 10000 steps, including 2 resets, run finished after 21 ms. (steps per millisecond=476 ) properties (out of 1) seen :0
Finished probabilistic random walk after 80276 steps, run visited all 1 properties in 921 ms. (steps per millisecond=87 )
Probabilistic random walk after 80276 steps, saw 57870 distinct states, run finished after 923 ms. (steps per millisecond=86 ) properties seen :1
Successfully simplified 33 atomic propositions for a total of 16 simplifications.
Initial state reduction rules removed 1 formulas.
FORMULA PolyORBLF-PT-S04J04T06-CTLFireability-09 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
[2023-03-15 05:46:05] [INFO ] Initial state reduction rules for CTL removed 1 formulas.
[2023-03-15 05:46:05] [INFO ] Flatten gal took : 56 ms
FORMULA PolyORBLF-PT-S04J04T06-CTLFireability-07 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
[2023-03-15 05:46:05] [INFO ] Flatten gal took : 55 ms
[2023-03-15 05:46:05] [INFO ] Input system was already deterministic with 1048 transitions.
Support contains 255 out of 548 places (down from 333) after GAL structural reductions.
Computed a total of 0 stabilizing places and 0 stable transitions
Starting structural reductions in LTL mode, iteration 0 : 548/548 places, 1048/1048 transitions.
Ensure Unique test removed 4 places
Iterating post reduction 0 with 4 rules applied. Total rules applied 4 place count 544 transition count 1048
Discarding 6 places :
Symmetric choice reduction at 1 with 6 rule applications. Total rules 10 place count 538 transition count 1042
Iterating global reduction 1 with 6 rules applied. Total rules applied 16 place count 538 transition count 1042
Discarding 6 places :
Symmetric choice reduction at 1 with 6 rule applications. Total rules 22 place count 532 transition count 1036
Iterating global reduction 1 with 6 rules applied. Total rules applied 28 place count 532 transition count 1036
Applied a total of 28 rules in 59 ms. Remains 532 /548 variables (removed 16) and now considering 1036/1048 (removed 12) transitions.
[2023-03-15 05:46:05] [INFO ] Flow matrix only has 1012 transitions (discarded 24 similar events)
// Phase 1: matrix 1012 rows 532 cols
[2023-03-15 05:46:05] [INFO ] Computed 40 place invariants in 15 ms
[2023-03-15 05:46:07] [INFO ] Dead Transitions using invariants and state equation in 1091 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1151 ms. Remains : 532/548 places, 1036/1048 transitions.
[2023-03-15 05:46:07] [INFO ] Flatten gal took : 40 ms
[2023-03-15 05:46:07] [INFO ] Flatten gal took : 41 ms
[2023-03-15 05:46:07] [INFO ] Input system was already deterministic with 1036 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 548/548 places, 1048/1048 transitions.
Ensure Unique test removed 4 places
Drop transitions removed 42 transitions
Trivial Post-agglo rules discarded 42 transitions
Performed 42 trivial Post agglomeration. Transition count delta: 42
Iterating post reduction 0 with 42 rules applied. Total rules applied 42 place count 544 transition count 1006
Reduce places removed 42 places and 0 transitions.
Performed 6 Post agglomeration using F-continuation condition.Transition count delta: 6
Iterating post reduction 1 with 48 rules applied. Total rules applied 90 place count 502 transition count 1000
Reduce places removed 6 places and 0 transitions.
Iterating post reduction 2 with 6 rules applied. Total rules applied 96 place count 496 transition count 1000
Performed 60 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 60 Pre rules applied. Total rules applied 96 place count 496 transition count 940
Deduced a syphon composed of 60 places in 9 ms
Reduce places removed 60 places and 0 transitions.
Iterating global reduction 3 with 120 rules applied. Total rules applied 216 place count 436 transition count 940
Discarding 2 places :
Symmetric choice reduction at 3 with 2 rule applications. Total rules 218 place count 434 transition count 938
Iterating global reduction 3 with 2 rules applied. Total rules applied 220 place count 434 transition count 938
Performed 60 Post agglomeration using F-continuation condition.Transition count delta: 60
Deduced a syphon composed of 60 places in 1 ms
Reduce places removed 60 places and 0 transitions.
Iterating global reduction 3 with 120 rules applied. Total rules applied 340 place count 374 transition count 878
Applied a total of 340 rules in 118 ms. Remains 374 /548 variables (removed 174) and now considering 878/1048 (removed 170) transitions.
[2023-03-15 05:46:07] [INFO ] Flow matrix only has 854 transitions (discarded 24 similar events)
// Phase 1: matrix 854 rows 374 cols
[2023-03-15 05:46:07] [INFO ] Computed 40 place invariants in 14 ms
[2023-03-15 05:46:08] [INFO ] Dead Transitions using invariants and state equation in 705 ms found 0 transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 833 ms. Remains : 374/548 places, 878/1048 transitions.
[2023-03-15 05:46:08] [INFO ] Flatten gal took : 32 ms
[2023-03-15 05:46:08] [INFO ] Flatten gal took : 35 ms
[2023-03-15 05:46:08] [INFO ] Input system was already deterministic with 878 transitions.
Finished random walk after 804 steps, including 0 resets, run visited all 1 properties in 5 ms. (steps per millisecond=160 )
FORMULA PolyORBLF-PT-S04J04T06-CTLFireability-01 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
Starting structural reductions in LTL mode, iteration 0 : 548/548 places, 1048/1048 transitions.
Ensure Unique test removed 4 places
Iterating post reduction 0 with 4 rules applied. Total rules applied 4 place count 544 transition count 1048
Discarding 6 places :
Symmetric choice reduction at 1 with 6 rule applications. Total rules 10 place count 538 transition count 1042
Iterating global reduction 1 with 6 rules applied. Total rules applied 16 place count 538 transition count 1042
Applied a total of 16 rules in 16 ms. Remains 538 /548 variables (removed 10) and now considering 1042/1048 (removed 6) transitions.
[2023-03-15 05:46:08] [INFO ] Flow matrix only has 1018 transitions (discarded 24 similar events)
// Phase 1: matrix 1018 rows 538 cols
[2023-03-15 05:46:08] [INFO ] Computed 40 place invariants in 15 ms
[2023-03-15 05:46:09] [INFO ] Dead Transitions using invariants and state equation in 1113 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1129 ms. Remains : 538/548 places, 1042/1048 transitions.
[2023-03-15 05:46:09] [INFO ] Flatten gal took : 36 ms
[2023-03-15 05:46:09] [INFO ] Flatten gal took : 55 ms
[2023-03-15 05:46:09] [INFO ] Input system was already deterministic with 1042 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 548/548 places, 1048/1048 transitions.
Ensure Unique test removed 4 places
Drop transitions removed 48 transitions
Trivial Post-agglo rules discarded 48 transitions
Performed 48 trivial Post agglomeration. Transition count delta: 48
Iterating post reduction 0 with 48 rules applied. Total rules applied 48 place count 544 transition count 1000
Reduce places removed 48 places and 0 transitions.
Iterating post reduction 1 with 48 rules applied. Total rules applied 96 place count 496 transition count 1000
Performed 60 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 60 Pre rules applied. Total rules applied 96 place count 496 transition count 940
Deduced a syphon composed of 60 places in 0 ms
Reduce places removed 60 places and 0 transitions.
Iterating global reduction 2 with 120 rules applied. Total rules applied 216 place count 436 transition count 940
Discarding 2 places :
Symmetric choice reduction at 2 with 2 rule applications. Total rules 218 place count 434 transition count 938
Iterating global reduction 2 with 2 rules applied. Total rules applied 220 place count 434 transition count 938
Performed 48 Post agglomeration using F-continuation condition.Transition count delta: 48
Deduced a syphon composed of 48 places in 1 ms
Reduce places removed 48 places and 0 transitions.
Iterating global reduction 2 with 96 rules applied. Total rules applied 316 place count 386 transition count 890
Applied a total of 316 rules in 79 ms. Remains 386 /548 variables (removed 162) and now considering 890/1048 (removed 158) transitions.
[2023-03-15 05:46:09] [INFO ] Flow matrix only has 866 transitions (discarded 24 similar events)
// Phase 1: matrix 866 rows 386 cols
[2023-03-15 05:46:09] [INFO ] Computed 40 place invariants in 12 ms
[2023-03-15 05:46:10] [INFO ] Dead Transitions using invariants and state equation in 625 ms found 0 transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 704 ms. Remains : 386/548 places, 890/1048 transitions.
[2023-03-15 05:46:10] [INFO ] Flatten gal took : 40 ms
[2023-03-15 05:46:10] [INFO ] Flatten gal took : 49 ms
[2023-03-15 05:46:10] [INFO ] Input system was already deterministic with 890 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 548/548 places, 1048/1048 transitions.
Ensure Unique test removed 4 places
Drop transitions removed 54 transitions
Trivial Post-agglo rules discarded 54 transitions
Performed 54 trivial Post agglomeration. Transition count delta: 54
Iterating post reduction 0 with 54 rules applied. Total rules applied 54 place count 544 transition count 994
Reduce places removed 54 places and 0 transitions.
Iterating post reduction 1 with 54 rules applied. Total rules applied 108 place count 490 transition count 994
Performed 60 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 60 Pre rules applied. Total rules applied 108 place count 490 transition count 934
Deduced a syphon composed of 60 places in 1 ms
Reduce places removed 60 places and 0 transitions.
Iterating global reduction 2 with 120 rules applied. Total rules applied 228 place count 430 transition count 934
Discarding 2 places :
Symmetric choice reduction at 2 with 2 rule applications. Total rules 230 place count 428 transition count 932
Iterating global reduction 2 with 2 rules applied. Total rules applied 232 place count 428 transition count 932
Performed 60 Post agglomeration using F-continuation condition.Transition count delta: 60
Deduced a syphon composed of 60 places in 0 ms
Reduce places removed 60 places and 0 transitions.
Iterating global reduction 2 with 120 rules applied. Total rules applied 352 place count 368 transition count 872
Applied a total of 352 rules in 88 ms. Remains 368 /548 variables (removed 180) and now considering 872/1048 (removed 176) transitions.
[2023-03-15 05:46:10] [INFO ] Flow matrix only has 848 transitions (discarded 24 similar events)
// Phase 1: matrix 848 rows 368 cols
[2023-03-15 05:46:10] [INFO ] Computed 40 place invariants in 13 ms
[2023-03-15 05:46:11] [INFO ] Dead Transitions using invariants and state equation in 563 ms found 0 transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 652 ms. Remains : 368/548 places, 872/1048 transitions.
[2023-03-15 05:46:11] [INFO ] Flatten gal took : 28 ms
[2023-03-15 05:46:11] [INFO ] Flatten gal took : 30 ms
[2023-03-15 05:46:11] [INFO ] Input system was already deterministic with 872 transitions.
Starting structural reductions in LTL mode, iteration 0 : 548/548 places, 1048/1048 transitions.
Discarding 6 places :
Symmetric choice reduction at 0 with 6 rule applications. Total rules 6 place count 542 transition count 1042
Iterating global reduction 0 with 6 rules applied. Total rules applied 12 place count 542 transition count 1042
Applied a total of 12 rules in 11 ms. Remains 542 /548 variables (removed 6) and now considering 1042/1048 (removed 6) transitions.
[2023-03-15 05:46:11] [INFO ] Flow matrix only has 1018 transitions (discarded 24 similar events)
// Phase 1: matrix 1018 rows 542 cols
[2023-03-15 05:46:11] [INFO ] Computed 44 place invariants in 17 ms
[2023-03-15 05:46:12] [INFO ] Dead Transitions using invariants and state equation in 1054 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1066 ms. Remains : 542/548 places, 1042/1048 transitions.
[2023-03-15 05:46:12] [INFO ] Flatten gal took : 36 ms
[2023-03-15 05:46:12] [INFO ] Flatten gal took : 35 ms
[2023-03-15 05:46:12] [INFO ] Input system was already deterministic with 1042 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 548/548 places, 1048/1048 transitions.
Ensure Unique test removed 4 places
Drop transitions removed 54 transitions
Trivial Post-agglo rules discarded 54 transitions
Performed 54 trivial Post agglomeration. Transition count delta: 54
Iterating post reduction 0 with 54 rules applied. Total rules applied 54 place count 544 transition count 994
Reduce places removed 54 places and 0 transitions.
Iterating post reduction 1 with 54 rules applied. Total rules applied 108 place count 490 transition count 994
Performed 60 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 60 Pre rules applied. Total rules applied 108 place count 490 transition count 934
Deduced a syphon composed of 60 places in 0 ms
Reduce places removed 60 places and 0 transitions.
Iterating global reduction 2 with 120 rules applied. Total rules applied 228 place count 430 transition count 934
Discarding 2 places :
Symmetric choice reduction at 2 with 2 rule applications. Total rules 230 place count 428 transition count 932
Iterating global reduction 2 with 2 rules applied. Total rules applied 232 place count 428 transition count 932
Performed 36 Post agglomeration using F-continuation condition.Transition count delta: 36
Deduced a syphon composed of 36 places in 1 ms
Reduce places removed 36 places and 0 transitions.
Iterating global reduction 2 with 72 rules applied. Total rules applied 304 place count 392 transition count 896
Applied a total of 304 rules in 93 ms. Remains 392 /548 variables (removed 156) and now considering 896/1048 (removed 152) transitions.
[2023-03-15 05:46:12] [INFO ] Flow matrix only has 872 transitions (discarded 24 similar events)
// Phase 1: matrix 872 rows 392 cols
[2023-03-15 05:46:12] [INFO ] Computed 40 place invariants in 14 ms
[2023-03-15 05:46:13] [INFO ] Dead Transitions using invariants and state equation in 635 ms found 0 transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 733 ms. Remains : 392/548 places, 896/1048 transitions.
[2023-03-15 05:46:13] [INFO ] Flatten gal took : 27 ms
[2023-03-15 05:46:13] [INFO ] Flatten gal took : 30 ms
[2023-03-15 05:46:13] [INFO ] Input system was already deterministic with 896 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 548/548 places, 1048/1048 transitions.
Ensure Unique test removed 4 places
Drop transitions removed 48 transitions
Trivial Post-agglo rules discarded 48 transitions
Performed 48 trivial Post agglomeration. Transition count delta: 48
Iterating post reduction 0 with 48 rules applied. Total rules applied 48 place count 544 transition count 1000
Reduce places removed 48 places and 0 transitions.
Iterating post reduction 1 with 48 rules applied. Total rules applied 96 place count 496 transition count 1000
Performed 60 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 60 Pre rules applied. Total rules applied 96 place count 496 transition count 940
Deduced a syphon composed of 60 places in 1 ms
Reduce places removed 60 places and 0 transitions.
Iterating global reduction 2 with 120 rules applied. Total rules applied 216 place count 436 transition count 940
Discarding 2 places :
Symmetric choice reduction at 2 with 2 rule applications. Total rules 218 place count 434 transition count 938
Iterating global reduction 2 with 2 rules applied. Total rules applied 220 place count 434 transition count 938
Performed 60 Post agglomeration using F-continuation condition.Transition count delta: 60
Deduced a syphon composed of 60 places in 0 ms
Reduce places removed 60 places and 0 transitions.
Iterating global reduction 2 with 120 rules applied. Total rules applied 340 place count 374 transition count 878
Applied a total of 340 rules in 44 ms. Remains 374 /548 variables (removed 174) and now considering 878/1048 (removed 170) transitions.
[2023-03-15 05:46:13] [INFO ] Flow matrix only has 854 transitions (discarded 24 similar events)
// Phase 1: matrix 854 rows 374 cols
[2023-03-15 05:46:13] [INFO ] Computed 40 place invariants in 9 ms
[2023-03-15 05:46:14] [INFO ] Dead Transitions using invariants and state equation in 603 ms found 0 transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 648 ms. Remains : 374/548 places, 878/1048 transitions.
[2023-03-15 05:46:14] [INFO ] Flatten gal took : 27 ms
[2023-03-15 05:46:14] [INFO ] Flatten gal took : 29 ms
[2023-03-15 05:46:14] [INFO ] Input system was already deterministic with 878 transitions.
Starting structural reductions in LTL mode, iteration 0 : 548/548 places, 1048/1048 transitions.
Ensure Unique test removed 4 places
Iterating post reduction 0 with 4 rules applied. Total rules applied 4 place count 544 transition count 1048
Discarding 6 places :
Symmetric choice reduction at 1 with 6 rule applications. Total rules 10 place count 538 transition count 1042
Iterating global reduction 1 with 6 rules applied. Total rules applied 16 place count 538 transition count 1042
Discarding 6 places :
Symmetric choice reduction at 1 with 6 rule applications. Total rules 22 place count 532 transition count 1036
Iterating global reduction 1 with 6 rules applied. Total rules applied 28 place count 532 transition count 1036
Applied a total of 28 rules in 17 ms. Remains 532 /548 variables (removed 16) and now considering 1036/1048 (removed 12) transitions.
[2023-03-15 05:46:14] [INFO ] Flow matrix only has 1012 transitions (discarded 24 similar events)
// Phase 1: matrix 1012 rows 532 cols
[2023-03-15 05:46:14] [INFO ] Computed 40 place invariants in 15 ms
[2023-03-15 05:46:15] [INFO ] Dead Transitions using invariants and state equation in 1021 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1039 ms. Remains : 532/548 places, 1036/1048 transitions.
[2023-03-15 05:46:15] [INFO ] Flatten gal took : 31 ms
[2023-03-15 05:46:15] [INFO ] Flatten gal took : 32 ms
[2023-03-15 05:46:15] [INFO ] Input system was already deterministic with 1036 transitions.
Starting structural reductions in LTL mode, iteration 0 : 548/548 places, 1048/1048 transitions.
Ensure Unique test removed 4 places
Iterating post reduction 0 with 4 rules applied. Total rules applied 4 place count 544 transition count 1048
Discarding 6 places :
Symmetric choice reduction at 1 with 6 rule applications. Total rules 10 place count 538 transition count 1042
Iterating global reduction 1 with 6 rules applied. Total rules applied 16 place count 538 transition count 1042
Discarding 6 places :
Symmetric choice reduction at 1 with 6 rule applications. Total rules 22 place count 532 transition count 1036
Iterating global reduction 1 with 6 rules applied. Total rules applied 28 place count 532 transition count 1036
Applied a total of 28 rules in 21 ms. Remains 532 /548 variables (removed 16) and now considering 1036/1048 (removed 12) transitions.
[2023-03-15 05:46:15] [INFO ] Flow matrix only has 1012 transitions (discarded 24 similar events)
[2023-03-15 05:46:15] [INFO ] Invariant cache hit.
[2023-03-15 05:46:16] [INFO ] Dead Transitions using invariants and state equation in 971 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 993 ms. Remains : 532/548 places, 1036/1048 transitions.
[2023-03-15 05:46:16] [INFO ] Flatten gal took : 31 ms
[2023-03-15 05:46:16] [INFO ] Flatten gal took : 32 ms
[2023-03-15 05:46:16] [INFO ] Input system was already deterministic with 1036 transitions.
Starting structural reductions in LTL mode, iteration 0 : 548/548 places, 1048/1048 transitions.
Ensure Unique test removed 4 places
Iterating post reduction 0 with 4 rules applied. Total rules applied 4 place count 544 transition count 1048
Discarding 6 places :
Symmetric choice reduction at 1 with 6 rule applications. Total rules 10 place count 538 transition count 1042
Iterating global reduction 1 with 6 rules applied. Total rules applied 16 place count 538 transition count 1042
Discarding 6 places :
Symmetric choice reduction at 1 with 6 rule applications. Total rules 22 place count 532 transition count 1036
Iterating global reduction 1 with 6 rules applied. Total rules applied 28 place count 532 transition count 1036
Applied a total of 28 rules in 16 ms. Remains 532 /548 variables (removed 16) and now considering 1036/1048 (removed 12) transitions.
[2023-03-15 05:46:16] [INFO ] Flow matrix only has 1012 transitions (discarded 24 similar events)
[2023-03-15 05:46:16] [INFO ] Invariant cache hit.
[2023-03-15 05:46:17] [INFO ] Dead Transitions using invariants and state equation in 965 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 982 ms. Remains : 532/548 places, 1036/1048 transitions.
[2023-03-15 05:46:17] [INFO ] Flatten gal took : 30 ms
[2023-03-15 05:46:17] [INFO ] Flatten gal took : 32 ms
[2023-03-15 05:46:17] [INFO ] Input system was already deterministic with 1036 transitions.
Starting structural reductions in LTL mode, iteration 0 : 548/548 places, 1048/1048 transitions.
Ensure Unique test removed 4 places
Iterating post reduction 0 with 4 rules applied. Total rules applied 4 place count 544 transition count 1048
Discarding 6 places :
Symmetric choice reduction at 1 with 6 rule applications. Total rules 10 place count 538 transition count 1042
Iterating global reduction 1 with 6 rules applied. Total rules applied 16 place count 538 transition count 1042
Discarding 6 places :
Symmetric choice reduction at 1 with 6 rule applications. Total rules 22 place count 532 transition count 1036
Iterating global reduction 1 with 6 rules applied. Total rules applied 28 place count 532 transition count 1036
Applied a total of 28 rules in 16 ms. Remains 532 /548 variables (removed 16) and now considering 1036/1048 (removed 12) transitions.
[2023-03-15 05:46:17] [INFO ] Flow matrix only has 1012 transitions (discarded 24 similar events)
[2023-03-15 05:46:17] [INFO ] Invariant cache hit.
[2023-03-15 05:46:18] [INFO ] Dead Transitions using invariants and state equation in 962 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 980 ms. Remains : 532/548 places, 1036/1048 transitions.
[2023-03-15 05:46:18] [INFO ] Flatten gal took : 29 ms
[2023-03-15 05:46:18] [INFO ] Flatten gal took : 32 ms
[2023-03-15 05:46:18] [INFO ] Input system was already deterministic with 1036 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 548/548 places, 1048/1048 transitions.
Ensure Unique test removed 4 places
Drop transitions removed 48 transitions
Trivial Post-agglo rules discarded 48 transitions
Performed 48 trivial Post agglomeration. Transition count delta: 48
Iterating post reduction 0 with 48 rules applied. Total rules applied 48 place count 544 transition count 1000
Reduce places removed 48 places and 0 transitions.
Iterating post reduction 1 with 48 rules applied. Total rules applied 96 place count 496 transition count 1000
Performed 60 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 60 Pre rules applied. Total rules applied 96 place count 496 transition count 940
Deduced a syphon composed of 60 places in 1 ms
Reduce places removed 60 places and 0 transitions.
Iterating global reduction 2 with 120 rules applied. Total rules applied 216 place count 436 transition count 940
Discarding 2 places :
Symmetric choice reduction at 2 with 2 rule applications. Total rules 218 place count 434 transition count 938
Iterating global reduction 2 with 2 rules applied. Total rules applied 220 place count 434 transition count 938
Performed 60 Post agglomeration using F-continuation condition.Transition count delta: 60
Deduced a syphon composed of 60 places in 1 ms
Reduce places removed 60 places and 0 transitions.
Iterating global reduction 2 with 120 rules applied. Total rules applied 340 place count 374 transition count 878
Applied a total of 340 rules in 42 ms. Remains 374 /548 variables (removed 174) and now considering 878/1048 (removed 170) transitions.
[2023-03-15 05:46:18] [INFO ] Flow matrix only has 854 transitions (discarded 24 similar events)
// Phase 1: matrix 854 rows 374 cols
[2023-03-15 05:46:18] [INFO ] Computed 40 place invariants in 13 ms
[2023-03-15 05:46:19] [INFO ] Dead Transitions using invariants and state equation in 580 ms found 0 transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 623 ms. Remains : 374/548 places, 878/1048 transitions.
[2023-03-15 05:46:19] [INFO ] Flatten gal took : 27 ms
[2023-03-15 05:46:19] [INFO ] Flatten gal took : 29 ms
[2023-03-15 05:46:19] [INFO ] Input system was already deterministic with 878 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 548/548 places, 1048/1048 transitions.
Ensure Unique test removed 4 places
Drop transitions removed 36 transitions
Trivial Post-agglo rules discarded 36 transitions
Performed 36 trivial Post agglomeration. Transition count delta: 36
Iterating post reduction 0 with 36 rules applied. Total rules applied 36 place count 544 transition count 1012
Reduce places removed 36 places and 0 transitions.
Performed 6 Post agglomeration using F-continuation condition.Transition count delta: 6
Iterating post reduction 1 with 42 rules applied. Total rules applied 78 place count 508 transition count 1006
Reduce places removed 6 places and 0 transitions.
Iterating post reduction 2 with 6 rules applied. Total rules applied 84 place count 502 transition count 1006
Performed 66 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 66 Pre rules applied. Total rules applied 84 place count 502 transition count 940
Deduced a syphon composed of 66 places in 1 ms
Reduce places removed 66 places and 0 transitions.
Iterating global reduction 3 with 132 rules applied. Total rules applied 216 place count 436 transition count 940
Discarding 2 places :
Symmetric choice reduction at 3 with 2 rule applications. Total rules 218 place count 434 transition count 938
Iterating global reduction 3 with 2 rules applied. Total rules applied 220 place count 434 transition count 938
Performed 42 Post agglomeration using F-continuation condition.Transition count delta: 42
Deduced a syphon composed of 42 places in 1 ms
Reduce places removed 42 places and 0 transitions.
Iterating global reduction 3 with 84 rules applied. Total rules applied 304 place count 392 transition count 896
Applied a total of 304 rules in 62 ms. Remains 392 /548 variables (removed 156) and now considering 896/1048 (removed 152) transitions.
[2023-03-15 05:46:19] [INFO ] Flow matrix only has 872 transitions (discarded 24 similar events)
// Phase 1: matrix 872 rows 392 cols
[2023-03-15 05:46:19] [INFO ] Computed 40 place invariants in 17 ms
[2023-03-15 05:46:20] [INFO ] Dead Transitions using invariants and state equation in 635 ms found 0 transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 697 ms. Remains : 392/548 places, 896/1048 transitions.
[2023-03-15 05:46:20] [INFO ] Flatten gal took : 27 ms
[2023-03-15 05:46:20] [INFO ] Flatten gal took : 30 ms
[2023-03-15 05:46:20] [INFO ] Input system was already deterministic with 896 transitions.
[2023-03-15 05:46:20] [INFO ] Flatten gal took : 36 ms
[2023-03-15 05:46:20] [INFO ] Flatten gal took : 36 ms
[2023-03-15 05:46:20] [INFO ] Export to MCC of 13 properties in file /home/mcc/execution/CTLFireability.sr.xml took 6 ms.
[2023-03-15 05:46:20] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 548 places, 1048 transitions and 4716 arcs took 6 ms.
Total runtime 55053 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT PolyORBLF-PT-S04J04T06
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/373
CTLFireability

FORMULA PolyORBLF-PT-S04J04T06-CTLFireability-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA PolyORBLF-PT-S04J04T06-CTLFireability-04 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA PolyORBLF-PT-S04J04T06-CTLFireability-10 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA PolyORBLF-PT-S04J04T06-CTLFireability-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA PolyORBLF-PT-S04J04T06-CTLFireability-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA PolyORBLF-PT-S04J04T06-CTLFireability-12 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA PolyORBLF-PT-S04J04T06-CTLFireability-11 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA PolyORBLF-PT-S04J04T06-CTLFireability-02 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA PolyORBLF-PT-S04J04T06-CTLFireability-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA PolyORBLF-PT-S04J04T06-CTLFireability-14 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA PolyORBLF-PT-S04J04T06-CTLFireability-15 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1678859279169

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/373/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/373/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/373/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:454
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:478
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:388
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:129
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:478
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:129
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: LAUNCH task # 13 (type EXCL) for 12 PolyORBLF-PT-S04J04T06-CTLFireability-05
lola: time limit : 276 sec
lola: memory limit: 32 pages
lola: FINISHED task # 13 (type EXCL) for PolyORBLF-PT-S04J04T06-CTLFireability-05
lola: result : false
lola: markings : 25
lola: fired transitions : 25
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:730
lola: LAUNCH task # 10 (type EXCL) for 9 PolyORBLF-PT-S04J04T06-CTLFireability-04
lola: time limit : 299 sec
lola: memory limit: 32 pages
lola: FINISHED task # 10 (type EXCL) for PolyORBLF-PT-S04J04T06-CTLFireability-04
lola: result : true
lola: markings : 148
lola: fired transitions : 148
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: LAUNCH task # 22 (type EXCL) for 21 PolyORBLF-PT-S04J04T06-CTLFireability-10
lola: time limit : 327 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: FINISHED task # 22 (type EXCL) for PolyORBLF-PT-S04J04T06-CTLFireability-10
lola: result : true
lola: markings : 1
lola: fired transitions : 2
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 16 (type EXCL) for 15 PolyORBLF-PT-S04J04T06-CTLFireability-06
lola: time limit : 359 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:734
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:812
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J04T06-CTLFireability-04: EFEG true state space /EFEG
PolyORBLF-PT-S04J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S04J04T06-CTLFireability-10: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J04T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J04T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J04T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J04T06-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S04J04T06-CTLFireability-08: AGAF 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J04T06-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J04T06-CTLFireability-12: LTL/CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J04T06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J04T06-CTLFireability-14: EGEF 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J04T06-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 5/359 5/32 PolyORBLF-PT-S04J04T06-CTLFireability-06 589829 m, 117965 m/sec, 1435824 t fired, .

Time elapsed: 8 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 13
lola: FINISHED task # 16 (type EXCL) for PolyORBLF-PT-S04J04T06-CTLFireability-06
lola: result : false
lola: markings : 692432
lola: fired transitions : 1572703
lola: time used : 5.000000
lola: memory pages used : 6
lola: LAUNCH task # 31 (type EXCL) for 30 PolyORBLF-PT-S04J04T06-CTLFireability-13
lola: time limit : 399 sec
lola: memory limit: 32 pages
lola: FINISHED task # 31 (type EXCL) for PolyORBLF-PT-S04J04T06-CTLFireability-13
lola: result : false
lola: markings : 1015
lola: fired transitions : 1582
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 28 (type EXCL) for 27 PolyORBLF-PT-S04J04T06-CTLFireability-12
lola: time limit : 449 sec
lola: memory limit: 32 pages
lola: FINISHED task # 28 (type EXCL) for PolyORBLF-PT-S04J04T06-CTLFireability-12
lola: result : true
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 25 (type EXCL) for 24 PolyORBLF-PT-S04J04T06-CTLFireability-11
lola: time limit : 513 sec
lola: memory limit: 32 pages
lola: FINISHED task # 25 (type EXCL) for PolyORBLF-PT-S04J04T06-CTLFireability-11
lola: result : true
lola: markings : 7952
lola: fired transitions : 8022
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 4 (type EXCL) for 3 PolyORBLF-PT-S04J04T06-CTLFireability-02
lola: time limit : 598 sec
lola: memory limit: 32 pages
lola: FINISHED task # 4 (type EXCL) for PolyORBLF-PT-S04J04T06-CTLFireability-02
lola: result : false
lola: markings : 3224
lola: fired transitions : 9501
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 1 (type EXCL) for 0 PolyORBLF-PT-S04J04T06-CTLFireability-00
lola: time limit : 718 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J04T06-CTLFireability-02: CTL false CTL model checker
PolyORBLF-PT-S04J04T06-CTLFireability-04: EFEG true state space /EFEG
PolyORBLF-PT-S04J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S04J04T06-CTLFireability-06: CTL false CTL model checker
PolyORBLF-PT-S04J04T06-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J04T06-CTLFireability-11: CTL true CTL model checker
PolyORBLF-PT-S04J04T06-CTLFireability-12: LTL/CTL true CTL model checker
PolyORBLF-PT-S04J04T06-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J04T06-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S04J04T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J04T06-CTLFireability-08: AGAF 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J04T06-CTLFireability-14: EGEF 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J04T06-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 5/718 5/32 PolyORBLF-PT-S04J04T06-CTLFireability-00 431402 m, 86280 m/sec, 1230060 t fired, .

Time elapsed: 13 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J04T06-CTLFireability-02: CTL false CTL model checker
PolyORBLF-PT-S04J04T06-CTLFireability-04: EFEG true state space /EFEG
PolyORBLF-PT-S04J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S04J04T06-CTLFireability-06: CTL false CTL model checker
PolyORBLF-PT-S04J04T06-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J04T06-CTLFireability-11: CTL true CTL model checker
PolyORBLF-PT-S04J04T06-CTLFireability-12: LTL/CTL true CTL model checker
PolyORBLF-PT-S04J04T06-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J04T06-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S04J04T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J04T06-CTLFireability-08: AGAF 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J04T06-CTLFireability-14: EGEF 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J04T06-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 10/718 8/32 PolyORBLF-PT-S04J04T06-CTLFireability-00 828385 m, 79396 m/sec, 2650004 t fired, .

Time elapsed: 18 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J04T06-CTLFireability-02: CTL false CTL model checker
PolyORBLF-PT-S04J04T06-CTLFireability-04: EFEG true state space /EFEG
PolyORBLF-PT-S04J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S04J04T06-CTLFireability-06: CTL false CTL model checker
PolyORBLF-PT-S04J04T06-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J04T06-CTLFireability-11: CTL true CTL model checker
PolyORBLF-PT-S04J04T06-CTLFireability-12: LTL/CTL true CTL model checker
PolyORBLF-PT-S04J04T06-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J04T06-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S04J04T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J04T06-CTLFireability-08: AGAF 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J04T06-CTLFireability-14: EGEF 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J04T06-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 15/718 12/32 PolyORBLF-PT-S04J04T06-CTLFireability-00 1207622 m, 75847 m/sec, 4056028 t fired, .

Time elapsed: 23 secs. Pages in use: 12
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J04T06-CTLFireability-02: CTL false CTL model checker
PolyORBLF-PT-S04J04T06-CTLFireability-04: EFEG true state space /EFEG
PolyORBLF-PT-S04J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S04J04T06-CTLFireability-06: CTL false CTL model checker
PolyORBLF-PT-S04J04T06-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J04T06-CTLFireability-11: CTL true CTL model checker
PolyORBLF-PT-S04J04T06-CTLFireability-12: LTL/CTL true CTL model checker
PolyORBLF-PT-S04J04T06-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J04T06-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S04J04T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J04T06-CTLFireability-08: AGAF 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J04T06-CTLFireability-14: EGEF 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J04T06-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 20/718 16/32 PolyORBLF-PT-S04J04T06-CTLFireability-00 1643341 m, 87143 m/sec, 5425766 t fired, .

Time elapsed: 28 secs. Pages in use: 16
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J04T06-CTLFireability-02: CTL false CTL model checker
PolyORBLF-PT-S04J04T06-CTLFireability-04: EFEG true state space /EFEG
PolyORBLF-PT-S04J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S04J04T06-CTLFireability-06: CTL false CTL model checker
PolyORBLF-PT-S04J04T06-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J04T06-CTLFireability-11: CTL true CTL model checker
PolyORBLF-PT-S04J04T06-CTLFireability-12: LTL/CTL true CTL model checker
PolyORBLF-PT-S04J04T06-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J04T06-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S04J04T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J04T06-CTLFireability-08: AGAF 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J04T06-CTLFireability-14: EGEF 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J04T06-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 25/718 19/32 PolyORBLF-PT-S04J04T06-CTLFireability-00 2023821 m, 76096 m/sec, 6803349 t fired, .

Time elapsed: 33 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J04T06-CTLFireability-02: CTL false CTL model checker
PolyORBLF-PT-S04J04T06-CTLFireability-04: EFEG true state space /EFEG
PolyORBLF-PT-S04J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S04J04T06-CTLFireability-06: CTL false CTL model checker
PolyORBLF-PT-S04J04T06-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J04T06-CTLFireability-11: CTL true CTL model checker
PolyORBLF-PT-S04J04T06-CTLFireability-12: LTL/CTL true CTL model checker
PolyORBLF-PT-S04J04T06-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J04T06-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S04J04T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J04T06-CTLFireability-08: AGAF 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J04T06-CTLFireability-14: EGEF 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J04T06-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 30/718 22/32 PolyORBLF-PT-S04J04T06-CTLFireability-00 2383787 m, 71993 m/sec, 8164241 t fired, .

Time elapsed: 38 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J04T06-CTLFireability-02: CTL false CTL model checker
PolyORBLF-PT-S04J04T06-CTLFireability-04: EFEG true state space /EFEG
PolyORBLF-PT-S04J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S04J04T06-CTLFireability-06: CTL false CTL model checker
PolyORBLF-PT-S04J04T06-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J04T06-CTLFireability-11: CTL true CTL model checker
PolyORBLF-PT-S04J04T06-CTLFireability-12: LTL/CTL true CTL model checker
PolyORBLF-PT-S04J04T06-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J04T06-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S04J04T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J04T06-CTLFireability-08: AGAF 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J04T06-CTLFireability-14: EGEF 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J04T06-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 35/718 27/32 PolyORBLF-PT-S04J04T06-CTLFireability-00 2839885 m, 91219 m/sec, 9513146 t fired, .

Time elapsed: 43 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J04T06-CTLFireability-02: CTL false CTL model checker
PolyORBLF-PT-S04J04T06-CTLFireability-04: EFEG true state space /EFEG
PolyORBLF-PT-S04J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S04J04T06-CTLFireability-06: CTL false CTL model checker
PolyORBLF-PT-S04J04T06-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J04T06-CTLFireability-11: CTL true CTL model checker
PolyORBLF-PT-S04J04T06-CTLFireability-12: LTL/CTL true CTL model checker
PolyORBLF-PT-S04J04T06-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J04T06-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S04J04T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J04T06-CTLFireability-08: AGAF 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J04T06-CTLFireability-14: EGEF 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J04T06-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 40/718 31/32 PolyORBLF-PT-S04J04T06-CTLFireability-00 3286108 m, 89244 m/sec, 10883390 t fired, .

Time elapsed: 48 secs. Pages in use: 31
# running tasks: 1 of 4 Visible: 13
lola: CANCELED task # 1 (type EXCL) for PolyORBLF-PT-S04J04T06-CTLFireability-00 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J04T06-CTLFireability-02: CTL false CTL model checker
PolyORBLF-PT-S04J04T06-CTLFireability-04: EFEG true state space /EFEG
PolyORBLF-PT-S04J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S04J04T06-CTLFireability-06: CTL false CTL model checker
PolyORBLF-PT-S04J04T06-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J04T06-CTLFireability-11: CTL true CTL model checker
PolyORBLF-PT-S04J04T06-CTLFireability-12: LTL/CTL true CTL model checker
PolyORBLF-PT-S04J04T06-CTLFireability-13: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J04T06-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J04T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J04T06-CTLFireability-08: AGAF 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J04T06-CTLFireability-14: EGEF 0 1 0 0 1 0 0 0
PolyORBLF-PT-S04J04T06-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 53 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: LAUNCH task # 39 (type EXCL) for 18 PolyORBLF-PT-S04J04T06-CTLFireability-08
lola: time limit : 886 sec
lola: memory limit: 32 pages
lola: FINISHED task # 39 (type EXCL) for PolyORBLF-PT-S04J04T06-CTLFireability-08
lola: result : true
lola: markings : 1683
lola: fired transitions : 1768
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 34 (type EXCL) for 33 PolyORBLF-PT-S04J04T06-CTLFireability-14
lola: time limit : 1182 sec
lola: memory limit: 32 pages
lola: FINISHED task # 34 (type EXCL) for PolyORBLF-PT-S04J04T06-CTLFireability-14
lola: result : true
lola: markings : 1043
lola: fired transitions : 2084
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 37 (type EXCL) for 36 PolyORBLF-PT-S04J04T06-CTLFireability-15
lola: time limit : 1773 sec
lola: memory limit: 32 pages
lola: FINISHED task # 37 (type EXCL) for PolyORBLF-PT-S04J04T06-CTLFireability-15
lola: result : true
lola: markings : 510
lola: fired transitions : 1530
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 7 (type EXCL) for 6 PolyORBLF-PT-S04J04T06-CTLFireability-03
lola: time limit : 3547 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J04T06-CTLFireability-02: CTL false CTL model checker
PolyORBLF-PT-S04J04T06-CTLFireability-04: EFEG true state space /EFEG
PolyORBLF-PT-S04J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S04J04T06-CTLFireability-06: CTL false CTL model checker
PolyORBLF-PT-S04J04T06-CTLFireability-08: AGAF false state space /EFEG
PolyORBLF-PT-S04J04T06-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J04T06-CTLFireability-11: CTL true CTL model checker
PolyORBLF-PT-S04J04T06-CTLFireability-12: LTL/CTL true CTL model checker
PolyORBLF-PT-S04J04T06-CTLFireability-13: CTL false CTL model checker
PolyORBLF-PT-S04J04T06-CTLFireability-14: EGEF true CTL model checker
PolyORBLF-PT-S04J04T06-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J04T06-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J04T06-CTLFireability-03: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 5/3547 5/32 PolyORBLF-PT-S04J04T06-CTLFireability-03 492927 m, 98585 m/sec, 1634669 t fired, .

Time elapsed: 58 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J04T06-CTLFireability-02: CTL false CTL model checker
PolyORBLF-PT-S04J04T06-CTLFireability-04: EFEG true state space /EFEG
PolyORBLF-PT-S04J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S04J04T06-CTLFireability-06: CTL false CTL model checker
PolyORBLF-PT-S04J04T06-CTLFireability-08: AGAF false state space /EFEG
PolyORBLF-PT-S04J04T06-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J04T06-CTLFireability-11: CTL true CTL model checker
PolyORBLF-PT-S04J04T06-CTLFireability-12: LTL/CTL true CTL model checker
PolyORBLF-PT-S04J04T06-CTLFireability-13: CTL false CTL model checker
PolyORBLF-PT-S04J04T06-CTLFireability-14: EGEF true CTL model checker
PolyORBLF-PT-S04J04T06-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J04T06-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J04T06-CTLFireability-03: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 10/3547 9/32 PolyORBLF-PT-S04J04T06-CTLFireability-03 978133 m, 97041 m/sec, 3278812 t fired, .

Time elapsed: 63 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J04T06-CTLFireability-02: CTL false CTL model checker
PolyORBLF-PT-S04J04T06-CTLFireability-04: EFEG true state space /EFEG
PolyORBLF-PT-S04J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S04J04T06-CTLFireability-06: CTL false CTL model checker
PolyORBLF-PT-S04J04T06-CTLFireability-08: AGAF false state space /EFEG
PolyORBLF-PT-S04J04T06-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J04T06-CTLFireability-11: CTL true CTL model checker
PolyORBLF-PT-S04J04T06-CTLFireability-12: LTL/CTL true CTL model checker
PolyORBLF-PT-S04J04T06-CTLFireability-13: CTL false CTL model checker
PolyORBLF-PT-S04J04T06-CTLFireability-14: EGEF true CTL model checker
PolyORBLF-PT-S04J04T06-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J04T06-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J04T06-CTLFireability-03: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 15/3547 13/32 PolyORBLF-PT-S04J04T06-CTLFireability-03 1453007 m, 94974 m/sec, 4906904 t fired, .

Time elapsed: 68 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J04T06-CTLFireability-02: CTL false CTL model checker
PolyORBLF-PT-S04J04T06-CTLFireability-04: EFEG true state space /EFEG
PolyORBLF-PT-S04J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S04J04T06-CTLFireability-06: CTL false CTL model checker
PolyORBLF-PT-S04J04T06-CTLFireability-08: AGAF false state space /EFEG
PolyORBLF-PT-S04J04T06-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J04T06-CTLFireability-11: CTL true CTL model checker
PolyORBLF-PT-S04J04T06-CTLFireability-12: LTL/CTL true CTL model checker
PolyORBLF-PT-S04J04T06-CTLFireability-13: CTL false CTL model checker
PolyORBLF-PT-S04J04T06-CTLFireability-14: EGEF true CTL model checker
PolyORBLF-PT-S04J04T06-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J04T06-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J04T06-CTLFireability-03: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 20/3547 16/32 PolyORBLF-PT-S04J04T06-CTLFireability-03 1925368 m, 94472 m/sec, 6519710 t fired, .

Time elapsed: 73 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J04T06-CTLFireability-02: CTL false CTL model checker
PolyORBLF-PT-S04J04T06-CTLFireability-04: EFEG true state space /EFEG
PolyORBLF-PT-S04J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S04J04T06-CTLFireability-06: CTL false CTL model checker
PolyORBLF-PT-S04J04T06-CTLFireability-08: AGAF false state space /EFEG
PolyORBLF-PT-S04J04T06-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J04T06-CTLFireability-11: CTL true CTL model checker
PolyORBLF-PT-S04J04T06-CTLFireability-12: LTL/CTL true CTL model checker
PolyORBLF-PT-S04J04T06-CTLFireability-13: CTL false CTL model checker
PolyORBLF-PT-S04J04T06-CTLFireability-14: EGEF true CTL model checker
PolyORBLF-PT-S04J04T06-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J04T06-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J04T06-CTLFireability-03: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 25/3547 20/32 PolyORBLF-PT-S04J04T06-CTLFireability-03 2392163 m, 93359 m/sec, 8117841 t fired, .

Time elapsed: 78 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J04T06-CTLFireability-02: CTL false CTL model checker
PolyORBLF-PT-S04J04T06-CTLFireability-04: EFEG true state space /EFEG
PolyORBLF-PT-S04J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S04J04T06-CTLFireability-06: CTL false CTL model checker
PolyORBLF-PT-S04J04T06-CTLFireability-08: AGAF false state space /EFEG
PolyORBLF-PT-S04J04T06-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J04T06-CTLFireability-11: CTL true CTL model checker
PolyORBLF-PT-S04J04T06-CTLFireability-12: LTL/CTL true CTL model checker
PolyORBLF-PT-S04J04T06-CTLFireability-13: CTL false CTL model checker
PolyORBLF-PT-S04J04T06-CTLFireability-14: EGEF true CTL model checker
PolyORBLF-PT-S04J04T06-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J04T06-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J04T06-CTLFireability-03: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 30/3547 24/32 PolyORBLF-PT-S04J04T06-CTLFireability-03 2854715 m, 92510 m/sec, 9702845 t fired, .

Time elapsed: 83 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J04T06-CTLFireability-02: CTL false CTL model checker
PolyORBLF-PT-S04J04T06-CTLFireability-04: EFEG true state space /EFEG
PolyORBLF-PT-S04J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S04J04T06-CTLFireability-06: CTL false CTL model checker
PolyORBLF-PT-S04J04T06-CTLFireability-08: AGAF false state space /EFEG
PolyORBLF-PT-S04J04T06-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J04T06-CTLFireability-11: CTL true CTL model checker
PolyORBLF-PT-S04J04T06-CTLFireability-12: LTL/CTL true CTL model checker
PolyORBLF-PT-S04J04T06-CTLFireability-13: CTL false CTL model checker
PolyORBLF-PT-S04J04T06-CTLFireability-14: EGEF true CTL model checker
PolyORBLF-PT-S04J04T06-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J04T06-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J04T06-CTLFireability-03: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 35/3547 28/32 PolyORBLF-PT-S04J04T06-CTLFireability-03 3313804 m, 91817 m/sec, 11276567 t fired, .

Time elapsed: 88 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J04T06-CTLFireability-02: CTL false CTL model checker
PolyORBLF-PT-S04J04T06-CTLFireability-04: EFEG true state space /EFEG
PolyORBLF-PT-S04J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S04J04T06-CTLFireability-06: CTL false CTL model checker
PolyORBLF-PT-S04J04T06-CTLFireability-08: AGAF false state space /EFEG
PolyORBLF-PT-S04J04T06-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J04T06-CTLFireability-11: CTL true CTL model checker
PolyORBLF-PT-S04J04T06-CTLFireability-12: LTL/CTL true CTL model checker
PolyORBLF-PT-S04J04T06-CTLFireability-13: CTL false CTL model checker
PolyORBLF-PT-S04J04T06-CTLFireability-14: EGEF true CTL model checker
PolyORBLF-PT-S04J04T06-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J04T06-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J04T06-CTLFireability-03: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 40/3547 31/32 PolyORBLF-PT-S04J04T06-CTLFireability-03 3769452 m, 91129 m/sec, 12847867 t fired, .

Time elapsed: 93 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: CANCELED task # 7 (type EXCL) for PolyORBLF-PT-S04J04T06-CTLFireability-03 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J04T06-CTLFireability-02: CTL false CTL model checker
PolyORBLF-PT-S04J04T06-CTLFireability-04: EFEG true state space /EFEG
PolyORBLF-PT-S04J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S04J04T06-CTLFireability-06: CTL false CTL model checker
PolyORBLF-PT-S04J04T06-CTLFireability-08: AGAF false state space /EFEG
PolyORBLF-PT-S04J04T06-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J04T06-CTLFireability-11: CTL true CTL model checker
PolyORBLF-PT-S04J04T06-CTLFireability-12: LTL/CTL true CTL model checker
PolyORBLF-PT-S04J04T06-CTLFireability-13: CTL false CTL model checker
PolyORBLF-PT-S04J04T06-CTLFireability-14: EGEF true CTL model checker
PolyORBLF-PT-S04J04T06-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S04J04T06-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S04J04T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 98 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: Portfolio finished: no open tasks 13

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S04J04T06-CTLFireability-00: CTL unknown AGGR
PolyORBLF-PT-S04J04T06-CTLFireability-02: CTL false CTL model checker
PolyORBLF-PT-S04J04T06-CTLFireability-03: CTL unknown AGGR
PolyORBLF-PT-S04J04T06-CTLFireability-04: EFEG true state space /EFEG
PolyORBLF-PT-S04J04T06-CTLFireability-05: CTL false CTL model checker
PolyORBLF-PT-S04J04T06-CTLFireability-06: CTL false CTL model checker
PolyORBLF-PT-S04J04T06-CTLFireability-08: AGAF false state space /EFEG
PolyORBLF-PT-S04J04T06-CTLFireability-10: CTL true CTL model checker
PolyORBLF-PT-S04J04T06-CTLFireability-11: CTL true CTL model checker
PolyORBLF-PT-S04J04T06-CTLFireability-12: LTL/CTL true CTL model checker
PolyORBLF-PT-S04J04T06-CTLFireability-13: CTL false CTL model checker
PolyORBLF-PT-S04J04T06-CTLFireability-14: EGEF true CTL model checker
PolyORBLF-PT-S04J04T06-CTLFireability-15: CTL true CTL model checker


Time elapsed: 98 secs. Pages in use: 32

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="PolyORBLF-PT-S04J04T06"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is PolyORBLF-PT-S04J04T06, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r295-tall-167873948000538"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/PolyORBLF-PT-S04J04T06.tgz
mv PolyORBLF-PT-S04J04T06 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;