Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r295-tall-167873948000522.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
...............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is PolyORBLF-PT-S02J06T08, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r295-tall-167873948000522
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 1.7M
-rw-r--r-- 1 mcc users 21K Feb 26 14:05 CTLCardinality.txt
-rw-r--r-- 1 mcc users 127K Feb 26 14:05 CTLCardinality.xml
-rw-r--r-- 1 mcc users 29K Feb 26 14:03 CTLFireability.txt
-rw-r--r-- 1 mcc users 157K Feb 26 14:03 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.3K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 9.7K Feb 25 16:34 LTLCardinality.txt
-rw-r--r-- 1 mcc users 43K Feb 25 16:34 LTLCardinality.xml
-rw-r--r-- 1 mcc users 7.8K Feb 25 16:34 LTLFireability.txt
-rw-r--r-- 1 mcc users 37K Feb 25 16:34 LTLFireability.xml
-rw-r--r-- 1 mcc users 21K Feb 26 14:08 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 125K Feb 26 14:08 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 36K Feb 26 14:07 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 175K Feb 26 14:07 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 2.8K Feb 25 16:34 UpperBounds.txt
-rw-r--r-- 1 mcc users 6.0K Feb 25 16:34 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 Mar 5 18:23 equiv_col
-rw-r--r-- 1 mcc users 10 Mar 5 18:23 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 iscolored
-rw-r--r-- 1 mcc users 807K Mar 5 18:23 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME PolyORBLF-PT-S02J06T08-CTLFireability-00
FORMULA_NAME PolyORBLF-PT-S02J06T08-CTLFireability-01
FORMULA_NAME PolyORBLF-PT-S02J06T08-CTLFireability-02
FORMULA_NAME PolyORBLF-PT-S02J06T08-CTLFireability-03
FORMULA_NAME PolyORBLF-PT-S02J06T08-CTLFireability-04
FORMULA_NAME PolyORBLF-PT-S02J06T08-CTLFireability-05
FORMULA_NAME PolyORBLF-PT-S02J06T08-CTLFireability-06
FORMULA_NAME PolyORBLF-PT-S02J06T08-CTLFireability-07
FORMULA_NAME PolyORBLF-PT-S02J06T08-CTLFireability-08
FORMULA_NAME PolyORBLF-PT-S02J06T08-CTLFireability-09
FORMULA_NAME PolyORBLF-PT-S02J06T08-CTLFireability-10
FORMULA_NAME PolyORBLF-PT-S02J06T08-CTLFireability-11
FORMULA_NAME PolyORBLF-PT-S02J06T08-CTLFireability-12
FORMULA_NAME PolyORBLF-PT-S02J06T08-CTLFireability-13
FORMULA_NAME PolyORBLF-PT-S02J06T08-CTLFireability-14
FORMULA_NAME PolyORBLF-PT-S02J06T08-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1678857225961

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=PolyORBLF-PT-S02J06T08
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-15 05:13:47] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-15 05:13:47] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-15 05:13:47] [INFO ] Load time of PNML (sax parser for PT used): 106 ms
[2023-03-15 05:13:47] [INFO ] Transformed 690 places.
[2023-03-15 05:13:47] [INFO ] Transformed 1434 transitions.
[2023-03-15 05:13:47] [INFO ] Parsed PT model containing 690 places and 1434 transitions and 6564 arcs in 174 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 14 ms.
[2023-03-15 05:13:47] [INFO ] Reduced 32 identical enabling conditions.
[2023-03-15 05:13:47] [INFO ] Reduced 32 identical enabling conditions.
Ensure Unique test removed 128 transitions
Reduce redundant transitions removed 128 transitions.
Support contains 442 out of 690 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 690/690 places, 1306/1306 transitions.
Ensure Unique test removed 2 places
Iterating post reduction 0 with 2 rules applied. Total rules applied 2 place count 688 transition count 1306
Applied a total of 2 rules in 51 ms. Remains 688 /690 variables (removed 2) and now considering 1306/1306 (removed 0) transitions.
[2023-03-15 05:13:47] [INFO ] Flow matrix only has 1290 transitions (discarded 16 similar events)
// Phase 1: matrix 1290 rows 688 cols
[2023-03-15 05:13:47] [INFO ] Computed 52 place invariants in 80 ms
[2023-03-15 05:13:49] [INFO ] Dead Transitions using invariants and state equation in 1961 ms found 88 transitions.
Found 88 dead transitions using SMT.
Drop transitions removed 88 transitions
Dead transitions reduction (with SMT) triggered by suspicious arc values removed 88 transitions.
[2023-03-15 05:13:49] [INFO ] Flow matrix only has 1202 transitions (discarded 16 similar events)
// Phase 1: matrix 1202 rows 688 cols
[2023-03-15 05:13:49] [INFO ] Computed 52 place invariants in 39 ms
[2023-03-15 05:13:49] [INFO ] Implicit Places using invariants in 269 ms returned []
[2023-03-15 05:13:49] [INFO ] Flow matrix only has 1202 transitions (discarded 16 similar events)
[2023-03-15 05:13:49] [INFO ] Invariant cache hit.
[2023-03-15 05:13:50] [INFO ] State equation strengthened by 96 read => feed constraints.
[2023-03-15 05:13:53] [INFO ] Implicit Places using invariants and state equation in 3686 ms returned []
Implicit Place search using SMT with State Equation took 3958 ms to find 0 implicit places.
Starting structural reductions in LTL mode, iteration 1 : 688/690 places, 1218/1306 transitions.
Reduce places removed 0 places and 16 transitions.
Deduced a syphon composed of 18 places in 2 ms
Reduce places removed 8 places and 16 transitions.
Iterating global reduction 0 with 8 rules applied. Total rules applied 8 place count 680 transition count 1186
Deduced a syphon composed of 10 places in 5 ms
Applied a total of 8 rules in 34 ms. Remains 680 /688 variables (removed 8) and now considering 1186/1218 (removed 32) transitions.
[2023-03-15 05:13:53] [INFO ] Flow matrix only has 1170 transitions (discarded 16 similar events)
// Phase 1: matrix 1170 rows 680 cols
[2023-03-15 05:13:53] [INFO ] Computed 62 place invariants in 27 ms
[2023-03-15 05:13:53] [INFO ] Implicit Places using invariants in 199 ms returned []
[2023-03-15 05:13:53] [INFO ] Flow matrix only has 1170 transitions (discarded 16 similar events)
[2023-03-15 05:13:53] [INFO ] Invariant cache hit.
[2023-03-15 05:13:54] [INFO ] State equation strengthened by 96 read => feed constraints.
[2023-03-15 05:13:57] [INFO ] Implicit Places using invariants and state equation in 3249 ms returned []
Implicit Place search using SMT with State Equation took 3452 ms to find 0 implicit places.
Starting structural reductions in LTL mode, iteration 2 : 680/690 places, 1186/1306 transitions.
Finished structural reductions in LTL mode , in 2 iterations and 9481 ms. Remains : 680/690 places, 1186/1306 transitions.
Deduced a syphon composed of 10 places in 3 ms
Reduce places removed 10 places and 0 transitions.
Support contains 425 out of 670 places after structural reductions.
FORMULA PolyORBLF-PT-S02J06T08-CTLFireability-05 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
[2023-03-15 05:13:57] [INFO ] Flatten gal took : 123 ms
[2023-03-15 05:13:57] [INFO ] Flatten gal took : 92 ms
[2023-03-15 05:13:57] [INFO ] Input system was already deterministic with 1186 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 499 ms. (steps per millisecond=20 ) properties (out of 78) seen :60
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 27 ms. (steps per millisecond=37 ) properties (out of 18) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 38 ms. (steps per millisecond=26 ) properties (out of 18) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 19 ms. (steps per millisecond=52 ) properties (out of 18) seen :1
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 20 ms. (steps per millisecond=50 ) properties (out of 17) seen :0
Incomplete Best-First random walk after 1000 steps, including 3 resets, run finished after 19 ms. (steps per millisecond=52 ) properties (out of 17) seen :1
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 17 ms. (steps per millisecond=58 ) properties (out of 16) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 15 ms. (steps per millisecond=66 ) properties (out of 16) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 16 ms. (steps per millisecond=62 ) properties (out of 16) seen :1
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 15 ms. (steps per millisecond=66 ) properties (out of 15) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 16 ms. (steps per millisecond=62 ) properties (out of 15) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 17 ms. (steps per millisecond=58 ) properties (out of 15) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 23 ms. (steps per millisecond=43 ) properties (out of 15) seen :1
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 21 ms. (steps per millisecond=47 ) properties (out of 14) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 16 ms. (steps per millisecond=62 ) properties (out of 14) seen :0
Running SMT prover for 14 properties.
[2023-03-15 05:13:58] [INFO ] Flow matrix only has 1170 transitions (discarded 16 similar events)
// Phase 1: matrix 1170 rows 670 cols
[2023-03-15 05:13:58] [INFO ] Computed 52 place invariants in 18 ms
[2023-03-15 05:13:59] [INFO ] [Real]Absence check using 13 positive place invariants in 10 ms returned sat
[2023-03-15 05:13:59] [INFO ] [Real]Absence check using 13 positive and 39 generalized place invariants in 39 ms returned sat
[2023-03-15 05:13:59] [INFO ] After 427ms SMT Verify possible using all constraints in real domain returned unsat :4 sat :0 real:10
[2023-03-15 05:13:59] [INFO ] [Nat]Absence check using 13 positive place invariants in 4 ms returned sat
[2023-03-15 05:13:59] [INFO ] [Nat]Absence check using 13 positive and 39 generalized place invariants in 35 ms returned sat
[2023-03-15 05:14:04] [INFO ] After 4520ms SMT Verify possible using state equation in natural domain returned unsat :13 sat :1
[2023-03-15 05:14:04] [INFO ] State equation strengthened by 96 read => feed constraints.
[2023-03-15 05:14:09] [INFO ] After 5335ms SMT Verify possible using 96 Read/Feed constraints in natural domain returned unsat :13 sat :1
[2023-03-15 05:14:11] [INFO ] After 7271ms SMT Verify possible using trap constraints in natural domain returned unsat :13 sat :1
Attempting to minimize the solution found.
Minimization took 2041 ms.
[2023-03-15 05:14:13] [INFO ] After 14094ms SMT Verify possible using all constraints in natural domain returned unsat :13 sat :1
Fused 14 Parikh solutions to 1 different solutions.
Parikh walk visited 0 properties in 3 ms.
Support contains 78 out of 670 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 670/670 places, 1186/1186 transitions.
Drop transitions removed 64 transitions
Trivial Post-agglo rules discarded 64 transitions
Performed 64 trivial Post agglomeration. Transition count delta: 64
Iterating post reduction 0 with 64 rules applied. Total rules applied 64 place count 670 transition count 1122
Reduce places removed 64 places and 0 transitions.
Iterating post reduction 1 with 64 rules applied. Total rules applied 128 place count 606 transition count 1122
Performed 24 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 24 Pre rules applied. Total rules applied 128 place count 606 transition count 1098
Deduced a syphon composed of 24 places in 2 ms
Reduce places removed 24 places and 0 transitions.
Iterating global reduction 2 with 48 rules applied. Total rules applied 176 place count 582 transition count 1098
Performed 56 Post agglomeration using F-continuation condition.Transition count delta: 56
Deduced a syphon composed of 56 places in 1 ms
Reduce places removed 56 places and 0 transitions.
Iterating global reduction 2 with 112 rules applied. Total rules applied 288 place count 526 transition count 1042
Free-agglomeration rule (complex) applied 16 times.
Iterating global reduction 2 with 16 rules applied. Total rules applied 304 place count 526 transition count 1026
Reduce places removed 16 places and 0 transitions.
Iterating post reduction 2 with 16 rules applied. Total rules applied 320 place count 510 transition count 1026
Partial Free-agglomeration rule applied 8 times.
Drop transitions removed 8 transitions
Iterating global reduction 3 with 8 rules applied. Total rules applied 328 place count 510 transition count 1026
Applied a total of 328 rules in 191 ms. Remains 510 /670 variables (removed 160) and now considering 1026/1186 (removed 160) transitions.
[2023-03-15 05:14:13] [INFO ] Flow matrix only has 1010 transitions (discarded 16 similar events)
// Phase 1: matrix 1010 rows 510 cols
[2023-03-15 05:14:13] [INFO ] Computed 52 place invariants in 16 ms
[2023-03-15 05:14:14] [INFO ] Dead Transitions using invariants and state equation in 838 ms found 0 transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 1031 ms. Remains : 510/670 places, 1026/1186 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 59 ms. (steps per millisecond=169 ) properties (out of 1) seen :0
Finished Best-First random walk after 263 steps, including 0 resets, run visited all 1 properties in 5 ms. (steps per millisecond=52 )
Successfully simplified 13 atomic propositions for a total of 15 simplifications.
Initial state reduction rules removed 2 formulas.
FORMULA PolyORBLF-PT-S02J06T08-CTLFireability-00 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA PolyORBLF-PT-S02J06T08-CTLFireability-10 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA PolyORBLF-PT-S02J06T08-CTLFireability-13 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
[2023-03-15 05:14:14] [INFO ] Flatten gal took : 56 ms
[2023-03-15 05:14:14] [INFO ] Flatten gal took : 58 ms
[2023-03-15 05:14:14] [INFO ] Input system was already deterministic with 1186 transitions.
Support contains 370 out of 670 places (down from 376) after GAL structural reductions.
Computed a total of 0 stabilizing places and 0 stable transitions
Starting structural reductions in SI_CTL mode, iteration 0 : 670/670 places, 1186/1186 transitions.
Drop transitions removed 16 transitions
Trivial Post-agglo rules discarded 16 transitions
Performed 16 trivial Post agglomeration. Transition count delta: 16
Iterating post reduction 0 with 16 rules applied. Total rules applied 16 place count 670 transition count 1170
Reduce places removed 16 places and 0 transitions.
Performed 16 Post agglomeration using F-continuation condition.Transition count delta: 16
Iterating post reduction 1 with 32 rules applied. Total rules applied 48 place count 654 transition count 1154
Reduce places removed 16 places and 0 transitions.
Iterating post reduction 2 with 16 rules applied. Total rules applied 64 place count 638 transition count 1154
Performed 88 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 88 Pre rules applied. Total rules applied 64 place count 638 transition count 1066
Deduced a syphon composed of 88 places in 2 ms
Reduce places removed 88 places and 0 transitions.
Iterating global reduction 3 with 176 rules applied. Total rules applied 240 place count 550 transition count 1066
Discarding 8 places :
Symmetric choice reduction at 3 with 8 rule applications. Total rules 248 place count 542 transition count 1058
Iterating global reduction 3 with 8 rules applied. Total rules applied 256 place count 542 transition count 1058
Performed 32 Post agglomeration using F-continuation condition.Transition count delta: 32
Deduced a syphon composed of 32 places in 2 ms
Reduce places removed 32 places and 0 transitions.
Iterating global reduction 3 with 64 rules applied. Total rules applied 320 place count 510 transition count 1026
Applied a total of 320 rules in 97 ms. Remains 510 /670 variables (removed 160) and now considering 1026/1186 (removed 160) transitions.
[2023-03-15 05:14:15] [INFO ] Flow matrix only has 1010 transitions (discarded 16 similar events)
// Phase 1: matrix 1010 rows 510 cols
[2023-03-15 05:14:15] [INFO ] Computed 52 place invariants in 18 ms
[2023-03-15 05:14:15] [INFO ] Dead Transitions using invariants and state equation in 710 ms found 0 transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 809 ms. Remains : 510/670 places, 1026/1186 transitions.
[2023-03-15 05:14:15] [INFO ] Flatten gal took : 34 ms
[2023-03-15 05:14:15] [INFO ] Flatten gal took : 35 ms
[2023-03-15 05:14:15] [INFO ] Input system was already deterministic with 1026 transitions.
Starting structural reductions in LTL mode, iteration 0 : 670/670 places, 1186/1186 transitions.
Discarding 8 places :
Symmetric choice reduction at 0 with 8 rule applications. Total rules 8 place count 662 transition count 1178
Iterating global reduction 0 with 8 rules applied. Total rules applied 16 place count 662 transition count 1178
Discarding 8 places :
Symmetric choice reduction at 0 with 8 rule applications. Total rules 24 place count 654 transition count 1170
Iterating global reduction 0 with 8 rules applied. Total rules applied 32 place count 654 transition count 1170
Applied a total of 32 rules in 28 ms. Remains 654 /670 variables (removed 16) and now considering 1170/1186 (removed 16) transitions.
[2023-03-15 05:14:15] [INFO ] Flow matrix only has 1154 transitions (discarded 16 similar events)
// Phase 1: matrix 1154 rows 654 cols
[2023-03-15 05:14:15] [INFO ] Computed 52 place invariants in 22 ms
[2023-03-15 05:14:17] [INFO ] Dead Transitions using invariants and state equation in 1203 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1233 ms. Remains : 654/670 places, 1170/1186 transitions.
[2023-03-15 05:14:17] [INFO ] Flatten gal took : 41 ms
[2023-03-15 05:14:17] [INFO ] Flatten gal took : 46 ms
[2023-03-15 05:14:17] [INFO ] Input system was already deterministic with 1170 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 670/670 places, 1186/1186 transitions.
Drop transitions removed 32 transitions
Trivial Post-agglo rules discarded 32 transitions
Performed 32 trivial Post agglomeration. Transition count delta: 32
Iterating post reduction 0 with 32 rules applied. Total rules applied 32 place count 670 transition count 1154
Reduce places removed 32 places and 0 transitions.
Performed 8 Post agglomeration using F-continuation condition.Transition count delta: 8
Iterating post reduction 1 with 40 rules applied. Total rules applied 72 place count 638 transition count 1146
Reduce places removed 8 places and 0 transitions.
Iterating post reduction 2 with 8 rules applied. Total rules applied 80 place count 630 transition count 1146
Performed 64 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 64 Pre rules applied. Total rules applied 80 place count 630 transition count 1082
Deduced a syphon composed of 64 places in 0 ms
Reduce places removed 64 places and 0 transitions.
Iterating global reduction 3 with 128 rules applied. Total rules applied 208 place count 566 transition count 1082
Performed 32 Post agglomeration using F-continuation condition.Transition count delta: 32
Deduced a syphon composed of 32 places in 0 ms
Reduce places removed 32 places and 0 transitions.
Iterating global reduction 3 with 64 rules applied. Total rules applied 272 place count 534 transition count 1050
Applied a total of 272 rules in 67 ms. Remains 534 /670 variables (removed 136) and now considering 1050/1186 (removed 136) transitions.
[2023-03-15 05:14:17] [INFO ] Flow matrix only has 1034 transitions (discarded 16 similar events)
// Phase 1: matrix 1034 rows 534 cols
[2023-03-15 05:14:17] [INFO ] Computed 52 place invariants in 19 ms
[2023-03-15 05:14:18] [INFO ] Dead Transitions using invariants and state equation in 753 ms found 0 transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 823 ms. Remains : 534/670 places, 1050/1186 transitions.
[2023-03-15 05:14:18] [INFO ] Flatten gal took : 32 ms
[2023-03-15 05:14:18] [INFO ] Flatten gal took : 34 ms
[2023-03-15 05:14:18] [INFO ] Input system was already deterministic with 1050 transitions.
Starting structural reductions in LTL mode, iteration 0 : 670/670 places, 1186/1186 transitions.
Discarding 8 places :
Symmetric choice reduction at 0 with 8 rule applications. Total rules 8 place count 662 transition count 1178
Iterating global reduction 0 with 8 rules applied. Total rules applied 16 place count 662 transition count 1178
Discarding 8 places :
Symmetric choice reduction at 0 with 8 rule applications. Total rules 24 place count 654 transition count 1170
Iterating global reduction 0 with 8 rules applied. Total rules applied 32 place count 654 transition count 1170
Applied a total of 32 rules in 28 ms. Remains 654 /670 variables (removed 16) and now considering 1170/1186 (removed 16) transitions.
[2023-03-15 05:14:18] [INFO ] Flow matrix only has 1154 transitions (discarded 16 similar events)
// Phase 1: matrix 1154 rows 654 cols
[2023-03-15 05:14:18] [INFO ] Computed 52 place invariants in 22 ms
[2023-03-15 05:14:19] [INFO ] Dead Transitions using invariants and state equation in 1188 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1219 ms. Remains : 654/670 places, 1170/1186 transitions.
[2023-03-15 05:14:19] [INFO ] Flatten gal took : 34 ms
[2023-03-15 05:14:19] [INFO ] Flatten gal took : 43 ms
[2023-03-15 05:14:19] [INFO ] Input system was already deterministic with 1170 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 670/670 places, 1186/1186 transitions.
Drop transitions removed 40 transitions
Trivial Post-agglo rules discarded 40 transitions
Performed 40 trivial Post agglomeration. Transition count delta: 40
Iterating post reduction 0 with 40 rules applied. Total rules applied 40 place count 670 transition count 1146
Reduce places removed 40 places and 0 transitions.
Performed 8 Post agglomeration using F-continuation condition.Transition count delta: 8
Iterating post reduction 1 with 48 rules applied. Total rules applied 88 place count 630 transition count 1138
Reduce places removed 8 places and 0 transitions.
Iterating post reduction 2 with 8 rules applied. Total rules applied 96 place count 622 transition count 1138
Performed 80 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 80 Pre rules applied. Total rules applied 96 place count 622 transition count 1058
Deduced a syphon composed of 80 places in 1 ms
Reduce places removed 80 places and 0 transitions.
Iterating global reduction 3 with 160 rules applied. Total rules applied 256 place count 542 transition count 1058
Performed 40 Post agglomeration using F-continuation condition.Transition count delta: 40
Deduced a syphon composed of 40 places in 1 ms
Reduce places removed 40 places and 0 transitions.
Iterating global reduction 3 with 80 rules applied. Total rules applied 336 place count 502 transition count 1018
Applied a total of 336 rules in 56 ms. Remains 502 /670 variables (removed 168) and now considering 1018/1186 (removed 168) transitions.
[2023-03-15 05:14:19] [INFO ] Flow matrix only has 1002 transitions (discarded 16 similar events)
// Phase 1: matrix 1002 rows 502 cols
[2023-03-15 05:14:19] [INFO ] Computed 52 place invariants in 13 ms
[2023-03-15 05:14:20] [INFO ] Dead Transitions using invariants and state equation in 711 ms found 0 transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 770 ms. Remains : 502/670 places, 1018/1186 transitions.
[2023-03-15 05:14:20] [INFO ] Flatten gal took : 34 ms
[2023-03-15 05:14:20] [INFO ] Flatten gal took : 31 ms
[2023-03-15 05:14:20] [INFO ] Input system was already deterministic with 1018 transitions.
Starting structural reductions in LTL mode, iteration 0 : 670/670 places, 1186/1186 transitions.
Discarding 8 places :
Symmetric choice reduction at 0 with 8 rule applications. Total rules 8 place count 662 transition count 1178
Iterating global reduction 0 with 8 rules applied. Total rules applied 16 place count 662 transition count 1178
Discarding 8 places :
Symmetric choice reduction at 0 with 8 rule applications. Total rules 24 place count 654 transition count 1170
Iterating global reduction 0 with 8 rules applied. Total rules applied 32 place count 654 transition count 1170
Applied a total of 32 rules in 25 ms. Remains 654 /670 variables (removed 16) and now considering 1170/1186 (removed 16) transitions.
[2023-03-15 05:14:20] [INFO ] Flow matrix only has 1154 transitions (discarded 16 similar events)
// Phase 1: matrix 1154 rows 654 cols
[2023-03-15 05:14:20] [INFO ] Computed 52 place invariants in 20 ms
[2023-03-15 05:14:21] [INFO ] Dead Transitions using invariants and state equation in 1251 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1277 ms. Remains : 654/670 places, 1170/1186 transitions.
[2023-03-15 05:14:21] [INFO ] Flatten gal took : 33 ms
[2023-03-15 05:14:21] [INFO ] Flatten gal took : 37 ms
[2023-03-15 05:14:22] [INFO ] Input system was already deterministic with 1170 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 670/670 places, 1186/1186 transitions.
Drop transitions removed 72 transitions
Trivial Post-agglo rules discarded 72 transitions
Performed 72 trivial Post agglomeration. Transition count delta: 72
Iterating post reduction 0 with 72 rules applied. Total rules applied 72 place count 670 transition count 1114
Reduce places removed 72 places and 0 transitions.
Iterating post reduction 1 with 72 rules applied. Total rules applied 144 place count 598 transition count 1114
Performed 80 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 80 Pre rules applied. Total rules applied 144 place count 598 transition count 1034
Deduced a syphon composed of 80 places in 1 ms
Reduce places removed 80 places and 0 transitions.
Iterating global reduction 2 with 160 rules applied. Total rules applied 304 place count 518 transition count 1034
Performed 64 Post agglomeration using F-continuation condition.Transition count delta: 64
Deduced a syphon composed of 64 places in 1 ms
Reduce places removed 64 places and 0 transitions.
Iterating global reduction 2 with 128 rules applied. Total rules applied 432 place count 454 transition count 970
Applied a total of 432 rules in 53 ms. Remains 454 /670 variables (removed 216) and now considering 970/1186 (removed 216) transitions.
[2023-03-15 05:14:22] [INFO ] Flow matrix only has 954 transitions (discarded 16 similar events)
// Phase 1: matrix 954 rows 454 cols
[2023-03-15 05:14:22] [INFO ] Computed 52 place invariants in 15 ms
[2023-03-15 05:14:22] [INFO ] Dead Transitions using invariants and state equation in 625 ms found 0 transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 681 ms. Remains : 454/670 places, 970/1186 transitions.
[2023-03-15 05:14:22] [INFO ] Flatten gal took : 26 ms
[2023-03-15 05:14:22] [INFO ] Flatten gal took : 29 ms
[2023-03-15 05:14:22] [INFO ] Input system was already deterministic with 970 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 670/670 places, 1186/1186 transitions.
Drop transitions removed 72 transitions
Trivial Post-agglo rules discarded 72 transitions
Performed 72 trivial Post agglomeration. Transition count delta: 72
Iterating post reduction 0 with 72 rules applied. Total rules applied 72 place count 670 transition count 1114
Reduce places removed 72 places and 0 transitions.
Iterating post reduction 1 with 72 rules applied. Total rules applied 144 place count 598 transition count 1114
Performed 79 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 79 Pre rules applied. Total rules applied 144 place count 598 transition count 1035
Deduced a syphon composed of 79 places in 1 ms
Reduce places removed 79 places and 0 transitions.
Iterating global reduction 2 with 158 rules applied. Total rules applied 302 place count 519 transition count 1035
Performed 64 Post agglomeration using F-continuation condition.Transition count delta: 64
Deduced a syphon composed of 64 places in 0 ms
Reduce places removed 64 places and 0 transitions.
Iterating global reduction 2 with 128 rules applied. Total rules applied 430 place count 455 transition count 971
Applied a total of 430 rules in 52 ms. Remains 455 /670 variables (removed 215) and now considering 971/1186 (removed 215) transitions.
[2023-03-15 05:14:22] [INFO ] Flow matrix only has 955 transitions (discarded 16 similar events)
// Phase 1: matrix 955 rows 455 cols
[2023-03-15 05:14:22] [INFO ] Computed 52 place invariants in 15 ms
[2023-03-15 05:14:23] [INFO ] Dead Transitions using invariants and state equation in 648 ms found 0 transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 703 ms. Remains : 455/670 places, 971/1186 transitions.
[2023-03-15 05:14:23] [INFO ] Flatten gal took : 26 ms
[2023-03-15 05:14:23] [INFO ] Flatten gal took : 28 ms
[2023-03-15 05:14:23] [INFO ] Input system was already deterministic with 971 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 670/670 places, 1186/1186 transitions.
Drop transitions removed 64 transitions
Trivial Post-agglo rules discarded 64 transitions
Performed 64 trivial Post agglomeration. Transition count delta: 64
Iterating post reduction 0 with 64 rules applied. Total rules applied 64 place count 670 transition count 1122
Reduce places removed 64 places and 0 transitions.
Iterating post reduction 1 with 64 rules applied. Total rules applied 128 place count 606 transition count 1122
Performed 79 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 79 Pre rules applied. Total rules applied 128 place count 606 transition count 1043
Deduced a syphon composed of 79 places in 1 ms
Reduce places removed 79 places and 0 transitions.
Iterating global reduction 2 with 158 rules applied. Total rules applied 286 place count 527 transition count 1043
Performed 64 Post agglomeration using F-continuation condition.Transition count delta: 64
Deduced a syphon composed of 64 places in 1 ms
Reduce places removed 64 places and 0 transitions.
Iterating global reduction 2 with 128 rules applied. Total rules applied 414 place count 463 transition count 979
Applied a total of 414 rules in 55 ms. Remains 463 /670 variables (removed 207) and now considering 979/1186 (removed 207) transitions.
[2023-03-15 05:14:23] [INFO ] Flow matrix only has 963 transitions (discarded 16 similar events)
// Phase 1: matrix 963 rows 463 cols
[2023-03-15 05:14:23] [INFO ] Computed 52 place invariants in 11 ms
[2023-03-15 05:14:24] [INFO ] Dead Transitions using invariants and state equation in 662 ms found 0 transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 719 ms. Remains : 463/670 places, 979/1186 transitions.
[2023-03-15 05:14:24] [INFO ] Flatten gal took : 26 ms
[2023-03-15 05:14:24] [INFO ] Flatten gal took : 28 ms
[2023-03-15 05:14:24] [INFO ] Input system was already deterministic with 979 transitions.
Starting structural reductions in LTL mode, iteration 0 : 670/670 places, 1186/1186 transitions.
Discarding 8 places :
Symmetric choice reduction at 0 with 8 rule applications. Total rules 8 place count 662 transition count 1178
Iterating global reduction 0 with 8 rules applied. Total rules applied 16 place count 662 transition count 1178
Discarding 8 places :
Symmetric choice reduction at 0 with 8 rule applications. Total rules 24 place count 654 transition count 1170
Iterating global reduction 0 with 8 rules applied. Total rules applied 32 place count 654 transition count 1170
Applied a total of 32 rules in 29 ms. Remains 654 /670 variables (removed 16) and now considering 1170/1186 (removed 16) transitions.
[2023-03-15 05:14:24] [INFO ] Flow matrix only has 1154 transitions (discarded 16 similar events)
// Phase 1: matrix 1154 rows 654 cols
[2023-03-15 05:14:24] [INFO ] Computed 52 place invariants in 20 ms
[2023-03-15 05:14:25] [INFO ] Dead Transitions using invariants and state equation in 1216 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1246 ms. Remains : 654/670 places, 1170/1186 transitions.
[2023-03-15 05:14:25] [INFO ] Initial state reduction rules for CTL removed 1 formulas.
[2023-03-15 05:14:25] [INFO ] Flatten gal took : 34 ms
FORMULA PolyORBLF-PT-S02J06T08-CTLFireability-12 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
[2023-03-15 05:14:25] [INFO ] Flatten gal took : 33 ms
[2023-03-15 05:14:25] [INFO ] Input system was already deterministic with 1170 transitions.
Starting structural reductions in LTL mode, iteration 0 : 670/670 places, 1186/1186 transitions.
Discarding 8 places :
Symmetric choice reduction at 0 with 8 rule applications. Total rules 8 place count 662 transition count 1178
Iterating global reduction 0 with 8 rules applied. Total rules applied 16 place count 662 transition count 1178
Discarding 8 places :
Symmetric choice reduction at 0 with 8 rule applications. Total rules 24 place count 654 transition count 1170
Iterating global reduction 0 with 8 rules applied. Total rules applied 32 place count 654 transition count 1170
Applied a total of 32 rules in 29 ms. Remains 654 /670 variables (removed 16) and now considering 1170/1186 (removed 16) transitions.
[2023-03-15 05:14:25] [INFO ] Flow matrix only has 1154 transitions (discarded 16 similar events)
[2023-03-15 05:14:25] [INFO ] Invariant cache hit.
[2023-03-15 05:14:27] [INFO ] Dead Transitions using invariants and state equation in 1198 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1228 ms. Remains : 654/670 places, 1170/1186 transitions.
[2023-03-15 05:14:27] [INFO ] Flatten gal took : 32 ms
[2023-03-15 05:14:27] [INFO ] Flatten gal took : 33 ms
[2023-03-15 05:14:27] [INFO ] Input system was already deterministic with 1170 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 670/670 places, 1186/1186 transitions.
Drop transitions removed 69 transitions
Trivial Post-agglo rules discarded 69 transitions
Performed 69 trivial Post agglomeration. Transition count delta: 69
Iterating post reduction 0 with 69 rules applied. Total rules applied 69 place count 670 transition count 1117
Reduce places removed 69 places and 0 transitions.
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: 2
Iterating post reduction 1 with 71 rules applied. Total rules applied 140 place count 601 transition count 1115
Reduce places removed 2 places and 0 transitions.
Iterating post reduction 2 with 2 rules applied. Total rules applied 142 place count 599 transition count 1115
Performed 79 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 79 Pre rules applied. Total rules applied 142 place count 599 transition count 1036
Deduced a syphon composed of 79 places in 0 ms
Reduce places removed 79 places and 0 transitions.
Iterating global reduction 3 with 158 rules applied. Total rules applied 300 place count 520 transition count 1036
Performed 63 Post agglomeration using F-continuation condition.Transition count delta: 63
Deduced a syphon composed of 63 places in 0 ms
Reduce places removed 63 places and 0 transitions.
Iterating global reduction 3 with 126 rules applied. Total rules applied 426 place count 457 transition count 973
Applied a total of 426 rules in 52 ms. Remains 457 /670 variables (removed 213) and now considering 973/1186 (removed 213) transitions.
[2023-03-15 05:14:27] [INFO ] Flow matrix only has 957 transitions (discarded 16 similar events)
// Phase 1: matrix 957 rows 457 cols
[2023-03-15 05:14:27] [INFO ] Computed 52 place invariants in 14 ms
[2023-03-15 05:14:27] [INFO ] Dead Transitions using invariants and state equation in 622 ms found 0 transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 675 ms. Remains : 457/670 places, 973/1186 transitions.
[2023-03-15 05:14:27] [INFO ] Flatten gal took : 26 ms
[2023-03-15 05:14:27] [INFO ] Flatten gal took : 28 ms
[2023-03-15 05:14:28] [INFO ] Input system was already deterministic with 973 transitions.
[2023-03-15 05:14:28] [INFO ] Flatten gal took : 39 ms
[2023-03-15 05:14:28] [INFO ] Flatten gal took : 38 ms
[2023-03-15 05:14:28] [INFO ] Export to MCC of 11 properties in file /home/mcc/execution/CTLFireability.sr.xml took 11 ms.
[2023-03-15 05:14:28] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 670 places, 1186 transitions and 5034 arcs took 6 ms.
Total runtime 40855 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT PolyORBLF-PT-S02J06T08
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/375
CTLFireability

FORMULA PolyORBLF-PT-S02J06T08-CTLFireability-03 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA PolyORBLF-PT-S02J06T08-CTLFireability-09 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA PolyORBLF-PT-S02J06T08-CTLFireability-14 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA PolyORBLF-PT-S02J06T08-CTLFireability-08 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA PolyORBLF-PT-S02J06T08-CTLFireability-15 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA PolyORBLF-PT-S02J06T08-CTLFireability-01 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1678857509028

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/375/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/375/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/375/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:472
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:475
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: NOTDEADLOCKFREE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 50 (type SKEL/FNDP) for 25 PolyORBLF-PT-S02J06T08-CTLFireability-09
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 51 (type SKEL/EQUN) for 25 PolyORBLF-PT-S02J06T08-CTLFireability-09
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 52 (type SKEL/SRCH) for 25 PolyORBLF-PT-S02J06T08-CTLFireability-09
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 53 (type SKEL/SRCH) for 25 PolyORBLF-PT-S02J06T08-CTLFireability-09
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 53 (type SKEL/SRCH) for PolyORBLF-PT-S02J06T08-CTLFireability-09
lola: result : unknown
lola: markings : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: FINISHED task # 50 (type SKEL/FNDP) for PolyORBLF-PT-S02J06T08-CTLFireability-09
lola: result : true
lola: fired transitions : 1087
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 51 (type EQUN) for PolyORBLF-PT-S02J06T08-CTLFireability-09 (obsolete)
lola: CANCELED task # 52 (type SRCH) for PolyORBLF-PT-S02J06T08-CTLFireability-09 (obsolete)
lola: FINISHED task # 51 (type SKEL/EQUN) for PolyORBLF-PT-S02J06T08-CTLFireability-09
lola: result : unknown
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 56 (type SKEL/FNDP) for 25 PolyORBLF-PT-S02J06T08-CTLFireability-09
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 57 (type SKEL/EQUN) for 25 PolyORBLF-PT-S02J06T08-CTLFireability-09
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 58 (type SKEL/SRCH) for 25 PolyORBLF-PT-S02J06T08-CTLFireability-09
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 59 (type SKEL/SRCH) for 25 PolyORBLF-PT-S02J06T08-CTLFireability-09
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 58 (type SKEL/SRCH) for PolyORBLF-PT-S02J06T08-CTLFireability-09
lola: result : true
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 56 (type FNDP) for PolyORBLF-PT-S02J06T08-CTLFireability-09 (obsolete)
lola: CANCELED task # 57 (type EQUN) for PolyORBLF-PT-S02J06T08-CTLFireability-09 (obsolete)
lola: CANCELED task # 59 (type SRCH) for PolyORBLF-PT-S02J06T08-CTLFireability-09 (obsolete)
lola: FINISHED task # 56 (type SKEL/FNDP) for PolyORBLF-PT-S02J06T08-CTLFireability-09
lola: result : true
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: NOTDEADLOCKFREE
lola: FINISHED task # 59 (type SKEL/SRCH) for PolyORBLF-PT-S02J06T08-CTLFireability-09
lola: result : unknown
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: LAUNCH task # 60 (type SKEL/SRCH) for 35 PolyORBLF-PT-S02J06T08-CTLFireability-14
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 60 (type SKEL/SRCH) for PolyORBLF-PT-S02J06T08-CTLFireability-14
lola: result : false
lola: time used : 0.000000
lola: memory pages used : 1
sara: try reading problem file /home/mcc/execution/375/CTLFireability-57.sara.
sara: place or transition ordering is non-deterministic

lola: FINISHED task # 57 (type SKEL/EQUN) for PolyORBLF-PT-S02J06T08-CTLFireability-09
lola: result : true
lola: planning for (null) stopped (result already fixed).
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 63 (type EXCL) for 25 PolyORBLF-PT-S02J06T08-CTLFireability-09
lola: time limit : 256 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 61 (type FNDP) for 25 PolyORBLF-PT-S02J06T08-CTLFireability-09
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 62 (type EQUN) for 25 PolyORBLF-PT-S02J06T08-CTLFireability-09
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 64 (type SRCH) for 25 PolyORBLF-PT-S02J06T08-CTLFireability-09
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:730
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: FINISHED task # 64 (type SRCH) for PolyORBLF-PT-S02J06T08-CTLFireability-09
lola: result : unknown
lola: markings : 1
lola: time used : 0.000000
lola: memory pages used : 1
sara: try reading problem file /home/mcc/execution/375/CTLFireability-62.sara.
sara: place or transition ordering is non-deterministic
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: LAUNCH task # 66 (type FNDP) for 25 PolyORBLF-PT-S02J06T08-CTLFireability-09
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: FINISHED task # 66 (type FNDP) for PolyORBLF-PT-S02J06T08-CTLFireability-09
lola: result : true
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 70 (type FNDP) for 6 PolyORBLF-PT-S02J06T08-CTLFireability-03
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 70 (type FNDP) for PolyORBLF-PT-S02J06T08-CTLFireability-03
lola: result : true
lola: fired transitions : 11
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: FINISHED task # 63 (type EXCL) for PolyORBLF-PT-S02J06T08-CTLFireability-09
lola: result : true
lola: markings : 26400
lola: fired transitions : 29620
lola: time used : 1.000000
lola: memory pages used : 1
lola: CANCELED task # 61 (type FNDP) for PolyORBLF-PT-S02J06T08-CTLFireability-09 (obsolete)
lola: CANCELED task # 62 (type EQUN) for PolyORBLF-PT-S02J06T08-CTLFireability-09 (obsolete)
lola: LAUNCH task # 42 (type EXCL) for 35 PolyORBLF-PT-S02J06T08-CTLFireability-14
lola: time limit : 359 sec
lola: memory limit: 32 pages
lola: FINISHED task # 61 (type FNDP) for PolyORBLF-PT-S02J06T08-CTLFireability-09
lola: result : unknown
lola: fired transitions : 30662
lola: tried executions : 2
lola: time used : 1.000000
lola: memory pages used : 0
lola: FINISHED task # 62 (type EQUN) for PolyORBLF-PT-S02J06T08-CTLFireability-09
lola: result : unknown
lola: FINISHED task # 42 (type EXCL) for PolyORBLF-PT-S02J06T08-CTLFireability-14
lola: result : true
lola: markings : 13815
lola: fired transitions : 20060
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 20 (type EXCL) for 19 PolyORBLF-PT-S02J06T08-CTLFireability-07
lola: time limit : 448 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J06T08-CTLFireability-03: DISJ true findpath
PolyORBLF-PT-S02J06T08-CTLFireability-09: DISJ true state space
PolyORBLF-PT-S02J06T08-CTLFireability-14: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J06T08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T08-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T08-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S02J06T08-CTLFireability-08: EFEG 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T08-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T08-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 3/448 5/32 PolyORBLF-PT-S02J06T08-CTLFireability-07 424257 m, 84851 m/sec, 565245 t fired, .

Time elapsed: 13 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J06T08-CTLFireability-03: DISJ true findpath
PolyORBLF-PT-S02J06T08-CTLFireability-09: DISJ true state space
PolyORBLF-PT-S02J06T08-CTLFireability-14: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J06T08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T08-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T08-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S02J06T08-CTLFireability-08: EFEG 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T08-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T08-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 8/448 11/32 PolyORBLF-PT-S02J06T08-CTLFireability-07 1096255 m, 134399 m/sec, 1474656 t fired, .

Time elapsed: 18 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J06T08-CTLFireability-03: DISJ true findpath
PolyORBLF-PT-S02J06T08-CTLFireability-09: DISJ true state space
PolyORBLF-PT-S02J06T08-CTLFireability-14: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J06T08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T08-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T08-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S02J06T08-CTLFireability-08: EFEG 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T08-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T08-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 13/448 18/32 PolyORBLF-PT-S02J06T08-CTLFireability-07 1770189 m, 134786 m/sec, 2386901 t fired, .

Time elapsed: 23 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J06T08-CTLFireability-03: DISJ true findpath
PolyORBLF-PT-S02J06T08-CTLFireability-09: DISJ true state space
PolyORBLF-PT-S02J06T08-CTLFireability-14: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J06T08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T08-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T08-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S02J06T08-CTLFireability-08: EFEG 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T08-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T08-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 18/448 24/32 PolyORBLF-PT-S02J06T08-CTLFireability-07 2439654 m, 133893 m/sec, 3312565 t fired, .

Time elapsed: 28 secs. Pages in use: 24
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J06T08-CTLFireability-03: DISJ true findpath
PolyORBLF-PT-S02J06T08-CTLFireability-09: DISJ true state space
PolyORBLF-PT-S02J06T08-CTLFireability-14: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J06T08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T08-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T08-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S02J06T08-CTLFireability-08: EFEG 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T08-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T08-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 23/448 30/32 PolyORBLF-PT-S02J06T08-CTLFireability-07 3064572 m, 124983 m/sec, 4283737 t fired, .

Time elapsed: 33 secs. Pages in use: 30
# running tasks: 1 of 4 Visible: 11
lola: CANCELED task # 20 (type EXCL) for PolyORBLF-PT-S02J06T08-CTLFireability-07 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J06T08-CTLFireability-03: DISJ true findpath
PolyORBLF-PT-S02J06T08-CTLFireability-09: DISJ true state space
PolyORBLF-PT-S02J06T08-CTLFireability-14: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J06T08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T08-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T08-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T08-CTLFireability-08: EFEG 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T08-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T08-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 38 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
lola: LAUNCH task # 14 (type EXCL) for 13 PolyORBLF-PT-S02J06T08-CTLFireability-04
lola: time limit : 508 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J06T08-CTLFireability-03: DISJ true findpath
PolyORBLF-PT-S02J06T08-CTLFireability-09: DISJ true state space
PolyORBLF-PT-S02J06T08-CTLFireability-14: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J06T08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T08-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T08-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S02J06T08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T08-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T08-CTLFireability-08: EFEG 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T08-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T08-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 CTL EXCL 5/508 7/32 PolyORBLF-PT-S02J06T08-CTLFireability-04 696794 m, 139358 m/sec, 932910 t fired, .

Time elapsed: 43 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J06T08-CTLFireability-03: DISJ true findpath
PolyORBLF-PT-S02J06T08-CTLFireability-09: DISJ true state space
PolyORBLF-PT-S02J06T08-CTLFireability-14: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J06T08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T08-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T08-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S02J06T08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T08-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T08-CTLFireability-08: EFEG 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T08-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T08-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 CTL EXCL 10/508 14/32 PolyORBLF-PT-S02J06T08-CTLFireability-04 1363079 m, 133257 m/sec, 1835051 t fired, .

Time elapsed: 48 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J06T08-CTLFireability-03: DISJ true findpath
PolyORBLF-PT-S02J06T08-CTLFireability-09: DISJ true state space
PolyORBLF-PT-S02J06T08-CTLFireability-14: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J06T08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T08-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T08-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S02J06T08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T08-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T08-CTLFireability-08: EFEG 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T08-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T08-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 CTL EXCL 15/508 20/32 PolyORBLF-PT-S02J06T08-CTLFireability-04 2028341 m, 133052 m/sec, 2741749 t fired, .

Time elapsed: 53 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J06T08-CTLFireability-03: DISJ true findpath
PolyORBLF-PT-S02J06T08-CTLFireability-09: DISJ true state space
PolyORBLF-PT-S02J06T08-CTLFireability-14: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J06T08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T08-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T08-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S02J06T08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T08-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T08-CTLFireability-08: EFEG 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T08-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T08-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 CTL EXCL 20/508 26/32 PolyORBLF-PT-S02J06T08-CTLFireability-04 2681681 m, 130668 m/sec, 3616889 t fired, .

Time elapsed: 58 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
lola: CANCELED task # 14 (type EXCL) for PolyORBLF-PT-S02J06T08-CTLFireability-04 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J06T08-CTLFireability-03: DISJ true findpath
PolyORBLF-PT-S02J06T08-CTLFireability-09: DISJ true state space
PolyORBLF-PT-S02J06T08-CTLFireability-14: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J06T08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T08-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T08-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T08-CTLFireability-08: EFEG 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T08-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T08-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 63 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
lola: LAUNCH task # 4 (type EXCL) for 3 PolyORBLF-PT-S02J06T08-CTLFireability-02
lola: time limit : 589 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J06T08-CTLFireability-03: DISJ true findpath
PolyORBLF-PT-S02J06T08-CTLFireability-09: DISJ true state space
PolyORBLF-PT-S02J06T08-CTLFireability-14: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J06T08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T08-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S02J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T08-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T08-CTLFireability-08: EFEG 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T08-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T08-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 5/589 4/32 PolyORBLF-PT-S02J06T08-CTLFireability-02 322083 m, 64416 m/sec, 707624 t fired, .

Time elapsed: 68 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J06T08-CTLFireability-03: DISJ true findpath
PolyORBLF-PT-S02J06T08-CTLFireability-09: DISJ true state space
PolyORBLF-PT-S02J06T08-CTLFireability-14: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J06T08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T08-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S02J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T08-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T08-CTLFireability-08: EFEG 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T08-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T08-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 10/589 7/32 PolyORBLF-PT-S02J06T08-CTLFireability-02 635567 m, 62696 m/sec, 1418154 t fired, .

Time elapsed: 73 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J06T08-CTLFireability-03: DISJ true findpath
PolyORBLF-PT-S02J06T08-CTLFireability-09: DISJ true state space
PolyORBLF-PT-S02J06T08-CTLFireability-14: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J06T08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T08-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S02J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T08-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T08-CTLFireability-08: EFEG 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T08-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T08-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 15/589 10/32 PolyORBLF-PT-S02J06T08-CTLFireability-02 947415 m, 62369 m/sec, 2130224 t fired, .

Time elapsed: 78 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J06T08-CTLFireability-03: DISJ true findpath
PolyORBLF-PT-S02J06T08-CTLFireability-09: DISJ true state space
PolyORBLF-PT-S02J06T08-CTLFireability-14: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J06T08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T08-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S02J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T08-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T08-CTLFireability-08: EFEG 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T08-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T08-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 20/589 13/32 PolyORBLF-PT-S02J06T08-CTLFireability-02 1255356 m, 61588 m/sec, 2844413 t fired, .

Time elapsed: 83 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J06T08-CTLFireability-03: DISJ true findpath
PolyORBLF-PT-S02J06T08-CTLFireability-09: DISJ true state space
PolyORBLF-PT-S02J06T08-CTLFireability-14: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J06T08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T08-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S02J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T08-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T08-CTLFireability-08: EFEG 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T08-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T08-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 25/589 16/32 PolyORBLF-PT-S02J06T08-CTLFireability-02 1560031 m, 60935 m/sec, 3556994 t fired, .

Time elapsed: 88 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J06T08-CTLFireability-03: DISJ true findpath
PolyORBLF-PT-S02J06T08-CTLFireability-09: DISJ true state space
PolyORBLF-PT-S02J06T08-CTLFireability-14: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J06T08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T08-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S02J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T08-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T08-CTLFireability-08: EFEG 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T08-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T08-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 30/589 19/32 PolyORBLF-PT-S02J06T08-CTLFireability-02 1862722 m, 60538 m/sec, 4264713 t fired, .

Time elapsed: 93 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J06T08-CTLFireability-03: DISJ true findpath
PolyORBLF-PT-S02J06T08-CTLFireability-09: DISJ true state space
PolyORBLF-PT-S02J06T08-CTLFireability-14: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J06T08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T08-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S02J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T08-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T08-CTLFireability-08: EFEG 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T08-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T08-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 35/589 22/32 PolyORBLF-PT-S02J06T08-CTLFireability-02 2163274 m, 60110 m/sec, 4977400 t fired, .

Time elapsed: 98 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J06T08-CTLFireability-03: DISJ true findpath
PolyORBLF-PT-S02J06T08-CTLFireability-09: DISJ true state space
PolyORBLF-PT-S02J06T08-CTLFireability-14: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J06T08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T08-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S02J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T08-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T08-CTLFireability-08: EFEG 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T08-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T08-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 40/589 25/32 PolyORBLF-PT-S02J06T08-CTLFireability-02 2461711 m, 59687 m/sec, 5685017 t fired, .

Time elapsed: 103 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J06T08-CTLFireability-03: DISJ true findpath
PolyORBLF-PT-S02J06T08-CTLFireability-09: DISJ true state space
PolyORBLF-PT-S02J06T08-CTLFireability-14: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J06T08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T08-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S02J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T08-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T08-CTLFireability-08: EFEG 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T08-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T08-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 45/589 28/32 PolyORBLF-PT-S02J06T08-CTLFireability-02 2759324 m, 59522 m/sec, 6388727 t fired, .

Time elapsed: 108 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J06T08-CTLFireability-03: DISJ true findpath
PolyORBLF-PT-S02J06T08-CTLFireability-09: DISJ true state space
PolyORBLF-PT-S02J06T08-CTLFireability-14: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J06T08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T08-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S02J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T08-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T08-CTLFireability-08: EFEG 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T08-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T08-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 50/589 31/32 PolyORBLF-PT-S02J06T08-CTLFireability-02 3055677 m, 59270 m/sec, 7097648 t fired, .

Time elapsed: 113 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
lola: CANCELED task # 4 (type EXCL) for PolyORBLF-PT-S02J06T08-CTLFireability-02 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J06T08-CTLFireability-03: DISJ true findpath
PolyORBLF-PT-S02J06T08-CTLFireability-09: DISJ true state space
PolyORBLF-PT-S02J06T08-CTLFireability-14: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J06T08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T08-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T08-CTLFireability-08: EFEG 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T08-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T08-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 118 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
lola: LAUNCH task # 23 (type EXCL) for 22 PolyORBLF-PT-S02J06T08-CTLFireability-08
lola: time limit : 696 sec
lola: memory limit: 32 pages
lola: FINISHED task # 23 (type EXCL) for PolyORBLF-PT-S02J06T08-CTLFireability-08
lola: result : true
lola: markings : 247
lola: fired transitions : 246
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 17 (type EXCL) for 16 PolyORBLF-PT-S02J06T08-CTLFireability-06
lola: time limit : 870 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J06T08-CTLFireability-03: DISJ true findpath
PolyORBLF-PT-S02J06T08-CTLFireability-08: EFEG true state space /EFEG
PolyORBLF-PT-S02J06T08-CTLFireability-09: DISJ true state space
PolyORBLF-PT-S02J06T08-CTLFireability-14: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J06T08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T08-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S02J06T08-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T08-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T08-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 5/870 3/32 PolyORBLF-PT-S02J06T08-CTLFireability-06 343652 m, 68730 m/sec, 1608393 t fired, .

Time elapsed: 123 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J06T08-CTLFireability-03: DISJ true findpath
PolyORBLF-PT-S02J06T08-CTLFireability-08: EFEG true state space /EFEG
PolyORBLF-PT-S02J06T08-CTLFireability-09: DISJ true state space
PolyORBLF-PT-S02J06T08-CTLFireability-14: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J06T08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T08-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S02J06T08-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T08-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T08-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 10/870 5/32 PolyORBLF-PT-S02J06T08-CTLFireability-06 623297 m, 55929 m/sec, 3258102 t fired, .

Time elapsed: 128 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J06T08-CTLFireability-03: DISJ true findpath
PolyORBLF-PT-S02J06T08-CTLFireability-08: EFEG true state space /EFEG
PolyORBLF-PT-S02J06T08-CTLFireability-09: DISJ true state space
PolyORBLF-PT-S02J06T08-CTLFireability-14: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J06T08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T08-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S02J06T08-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T08-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T08-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 15/870 7/32 PolyORBLF-PT-S02J06T08-CTLFireability-06 908800 m, 57100 m/sec, 4906790 t fired, .

Time elapsed: 133 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J06T08-CTLFireability-03: DISJ true findpath
PolyORBLF-PT-S02J06T08-CTLFireability-08: EFEG true state space /EFEG
PolyORBLF-PT-S02J06T08-CTLFireability-09: DISJ true state space
PolyORBLF-PT-S02J06T08-CTLFireability-14: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J06T08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T08-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S02J06T08-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T08-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T08-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 20/870 9/32 PolyORBLF-PT-S02J06T08-CTLFireability-06 1201300 m, 58500 m/sec, 6542480 t fired, .

Time elapsed: 138 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J06T08-CTLFireability-03: DISJ true findpath
PolyORBLF-PT-S02J06T08-CTLFireability-08: EFEG true state space /EFEG
PolyORBLF-PT-S02J06T08-CTLFireability-09: DISJ true state space
PolyORBLF-PT-S02J06T08-CTLFireability-14: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J06T08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T08-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S02J06T08-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T08-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T08-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 25/870 11/32 PolyORBLF-PT-S02J06T08-CTLFireability-06 1520462 m, 63832 m/sec, 8165104 t fired, .

Time elapsed: 143 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J06T08-CTLFireability-03: DISJ true findpath
PolyORBLF-PT-S02J06T08-CTLFireability-08: EFEG true state space /EFEG
PolyORBLF-PT-S02J06T08-CTLFireability-09: DISJ true state space
PolyORBLF-PT-S02J06T08-CTLFireability-14: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J06T08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T08-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S02J06T08-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T08-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T08-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 30/870 13/32 PolyORBLF-PT-S02J06T08-CTLFireability-06 1856385 m, 67184 m/sec, 9791572 t fired, .

Time elapsed: 148 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J06T08-CTLFireability-03: DISJ true findpath
PolyORBLF-PT-S02J06T08-CTLFireability-08: EFEG true state space /EFEG
PolyORBLF-PT-S02J06T08-CTLFireability-09: DISJ true state space
PolyORBLF-PT-S02J06T08-CTLFireability-14: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J06T08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T08-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S02J06T08-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T08-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T08-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 35/870 16/32 PolyORBLF-PT-S02J06T08-CTLFireability-06 2196318 m, 67986 m/sec, 11406677 t fired, .

Time elapsed: 153 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J06T08-CTLFireability-03: DISJ true findpath
PolyORBLF-PT-S02J06T08-CTLFireability-08: EFEG true state space /EFEG
PolyORBLF-PT-S02J06T08-CTLFireability-09: DISJ true state space
PolyORBLF-PT-S02J06T08-CTLFireability-14: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J06T08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T08-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S02J06T08-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T08-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T08-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 40/870 18/32 PolyORBLF-PT-S02J06T08-CTLFireability-06 2535385 m, 67813 m/sec, 13013102 t fired, .

Time elapsed: 158 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J06T08-CTLFireability-03: DISJ true findpath
PolyORBLF-PT-S02J06T08-CTLFireability-08: EFEG true state space /EFEG
PolyORBLF-PT-S02J06T08-CTLFireability-09: DISJ true state space
PolyORBLF-PT-S02J06T08-CTLFireability-14: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J06T08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T08-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S02J06T08-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T08-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T08-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 45/870 20/32 PolyORBLF-PT-S02J06T08-CTLFireability-06 2866382 m, 66199 m/sec, 14620960 t fired, .

Time elapsed: 163 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J06T08-CTLFireability-03: DISJ true findpath
PolyORBLF-PT-S02J06T08-CTLFireability-08: EFEG true state space /EFEG
PolyORBLF-PT-S02J06T08-CTLFireability-09: DISJ true state space
PolyORBLF-PT-S02J06T08-CTLFireability-14: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J06T08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T08-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S02J06T08-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T08-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T08-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 50/870 22/32 PolyORBLF-PT-S02J06T08-CTLFireability-06 3162450 m, 59213 m/sec, 16228010 t fired, .

Time elapsed: 168 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J06T08-CTLFireability-03: DISJ true findpath
PolyORBLF-PT-S02J06T08-CTLFireability-08: EFEG true state space /EFEG
PolyORBLF-PT-S02J06T08-CTLFireability-09: DISJ true state space
PolyORBLF-PT-S02J06T08-CTLFireability-14: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J06T08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T08-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S02J06T08-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T08-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T08-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 55/870 25/32 PolyORBLF-PT-S02J06T08-CTLFireability-06 3464367 m, 60383 m/sec, 17832263 t fired, .

Time elapsed: 173 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J06T08-CTLFireability-03: DISJ true findpath
PolyORBLF-PT-S02J06T08-CTLFireability-08: EFEG true state space /EFEG
PolyORBLF-PT-S02J06T08-CTLFireability-09: DISJ true state space
PolyORBLF-PT-S02J06T08-CTLFireability-14: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J06T08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T08-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S02J06T08-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T08-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T08-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 60/870 27/32 PolyORBLF-PT-S02J06T08-CTLFireability-06 3753101 m, 57746 m/sec, 19443141 t fired, .

Time elapsed: 178 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J06T08-CTLFireability-03: DISJ true findpath
PolyORBLF-PT-S02J06T08-CTLFireability-08: EFEG true state space /EFEG
PolyORBLF-PT-S02J06T08-CTLFireability-09: DISJ true state space
PolyORBLF-PT-S02J06T08-CTLFireability-14: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J06T08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T08-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S02J06T08-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T08-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T08-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 65/870 29/32 PolyORBLF-PT-S02J06T08-CTLFireability-06 4048588 m, 59097 m/sec, 21033045 t fired, .

Time elapsed: 183 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J06T08-CTLFireability-03: DISJ true findpath
PolyORBLF-PT-S02J06T08-CTLFireability-08: EFEG true state space /EFEG
PolyORBLF-PT-S02J06T08-CTLFireability-09: DISJ true state space
PolyORBLF-PT-S02J06T08-CTLFireability-14: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J06T08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T08-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S02J06T08-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T08-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T08-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 70/870 30/32 PolyORBLF-PT-S02J06T08-CTLFireability-06 4324123 m, 55107 m/sec, 22656384 t fired, .

Time elapsed: 188 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J06T08-CTLFireability-03: DISJ true findpath
PolyORBLF-PT-S02J06T08-CTLFireability-08: EFEG true state space /EFEG
PolyORBLF-PT-S02J06T08-CTLFireability-09: DISJ true state space
PolyORBLF-PT-S02J06T08-CTLFireability-14: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J06T08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T08-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
PolyORBLF-PT-S02J06T08-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T08-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T08-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 75/870 32/32 PolyORBLF-PT-S02J06T08-CTLFireability-06 4622869 m, 59749 m/sec, 24247273 t fired, .

Time elapsed: 193 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
lola: CANCELED task # 17 (type EXCL) for PolyORBLF-PT-S02J06T08-CTLFireability-06 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J06T08-CTLFireability-03: DISJ true findpath
PolyORBLF-PT-S02J06T08-CTLFireability-08: EFEG true state space /EFEG
PolyORBLF-PT-S02J06T08-CTLFireability-09: DISJ true state space
PolyORBLF-PT-S02J06T08-CTLFireability-14: DISJ true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J06T08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T08-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T08-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T08-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 198 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
lola: LAUNCH task # 47 (type EXCL) for 46 PolyORBLF-PT-S02J06T08-CTLFireability-15
lola: time limit : 1134 sec
lola: memory limit: 32 pages
lola: FINISHED task # 47 (type EXCL) for PolyORBLF-PT-S02J06T08-CTLFireability-15
lola: result : true
lola: markings : 1136
lola: fired transitions : 2527
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 33 (type EXCL) for 32 PolyORBLF-PT-S02J06T08-CTLFireability-11
lola: time limit : 1701 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J06T08-CTLFireability-03: DISJ true findpath
PolyORBLF-PT-S02J06T08-CTLFireability-08: EFEG true state space /EFEG
PolyORBLF-PT-S02J06T08-CTLFireability-09: DISJ true state space
PolyORBLF-PT-S02J06T08-CTLFireability-14: DISJ true CTL model checker
PolyORBLF-PT-S02J06T08-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J06T08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T08-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T08-CTLFireability-11: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 5/1701 5/32 PolyORBLF-PT-S02J06T08-CTLFireability-11 597011 m, 119402 m/sec, 1306227 t fired, .

Time elapsed: 203 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J06T08-CTLFireability-03: DISJ true findpath
PolyORBLF-PT-S02J06T08-CTLFireability-08: EFEG true state space /EFEG
PolyORBLF-PT-S02J06T08-CTLFireability-09: DISJ true state space
PolyORBLF-PT-S02J06T08-CTLFireability-14: DISJ true CTL model checker
PolyORBLF-PT-S02J06T08-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J06T08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T08-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T08-CTLFireability-11: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 10/1701 10/32 PolyORBLF-PT-S02J06T08-CTLFireability-11 1156786 m, 111955 m/sec, 2579296 t fired, .

Time elapsed: 208 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J06T08-CTLFireability-03: DISJ true findpath
PolyORBLF-PT-S02J06T08-CTLFireability-08: EFEG true state space /EFEG
PolyORBLF-PT-S02J06T08-CTLFireability-09: DISJ true state space
PolyORBLF-PT-S02J06T08-CTLFireability-14: DISJ true CTL model checker
PolyORBLF-PT-S02J06T08-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J06T08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T08-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T08-CTLFireability-11: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 15/1701 14/32 PolyORBLF-PT-S02J06T08-CTLFireability-11 1705739 m, 109790 m/sec, 3843532 t fired, .

Time elapsed: 213 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J06T08-CTLFireability-03: DISJ true findpath
PolyORBLF-PT-S02J06T08-CTLFireability-08: EFEG true state space /EFEG
PolyORBLF-PT-S02J06T08-CTLFireability-09: DISJ true state space
PolyORBLF-PT-S02J06T08-CTLFireability-14: DISJ true CTL model checker
PolyORBLF-PT-S02J06T08-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J06T08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T08-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T08-CTLFireability-11: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 20/1701 18/32 PolyORBLF-PT-S02J06T08-CTLFireability-11 2238092 m, 106470 m/sec, 5087637 t fired, .

Time elapsed: 218 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J06T08-CTLFireability-03: DISJ true findpath
PolyORBLF-PT-S02J06T08-CTLFireability-08: EFEG true state space /EFEG
PolyORBLF-PT-S02J06T08-CTLFireability-09: DISJ true state space
PolyORBLF-PT-S02J06T08-CTLFireability-14: DISJ true CTL model checker
PolyORBLF-PT-S02J06T08-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J06T08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T08-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T08-CTLFireability-11: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 25/1701 22/32 PolyORBLF-PT-S02J06T08-CTLFireability-11 2774146 m, 107210 m/sec, 6336784 t fired, .

Time elapsed: 223 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J06T08-CTLFireability-03: DISJ true findpath
PolyORBLF-PT-S02J06T08-CTLFireability-08: EFEG true state space /EFEG
PolyORBLF-PT-S02J06T08-CTLFireability-09: DISJ true state space
PolyORBLF-PT-S02J06T08-CTLFireability-14: DISJ true CTL model checker
PolyORBLF-PT-S02J06T08-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J06T08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T08-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T08-CTLFireability-11: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 30/1701 26/32 PolyORBLF-PT-S02J06T08-CTLFireability-11 3296188 m, 104408 m/sec, 7569385 t fired, .

Time elapsed: 228 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J06T08-CTLFireability-03: DISJ true findpath
PolyORBLF-PT-S02J06T08-CTLFireability-08: EFEG true state space /EFEG
PolyORBLF-PT-S02J06T08-CTLFireability-09: DISJ true state space
PolyORBLF-PT-S02J06T08-CTLFireability-14: DISJ true CTL model checker
PolyORBLF-PT-S02J06T08-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J06T08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T08-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T08-CTLFireability-11: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 35/1701 30/32 PolyORBLF-PT-S02J06T08-CTLFireability-11 3810791 m, 102920 m/sec, 8787493 t fired, .

Time elapsed: 233 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
lola: CANCELED task # 33 (type EXCL) for PolyORBLF-PT-S02J06T08-CTLFireability-11 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J06T08-CTLFireability-03: DISJ true findpath
PolyORBLF-PT-S02J06T08-CTLFireability-08: EFEG true state space /EFEG
PolyORBLF-PT-S02J06T08-CTLFireability-09: DISJ true state space
PolyORBLF-PT-S02J06T08-CTLFireability-14: DISJ true CTL model checker
PolyORBLF-PT-S02J06T08-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-PT-S02J06T08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-PT-S02J06T08-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T08-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T08-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PolyORBLF-PT-S02J06T08-CTLFireability-11: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 238 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 11
lola: LAUNCH task # 1 (type EXCL) for 0 PolyORBLF-PT-S02J06T08-CTLFireability-01
lola: time limit : 3362 sec
lola: memory limit: 32 pages
lola: FINISHED task # 1 (type EXCL) for PolyORBLF-PT-S02J06T08-CTLFireability-01
lola: result : true
lola: markings : 102224
lola: fired transitions : 304461
lola: time used : 1.000000
lola: memory pages used : 1
lola: Portfolio finished: no open tasks 11

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-PT-S02J06T08-CTLFireability-01: CTL true CTL model checker
PolyORBLF-PT-S02J06T08-CTLFireability-02: CTL unknown AGGR
PolyORBLF-PT-S02J06T08-CTLFireability-03: DISJ true findpath
PolyORBLF-PT-S02J06T08-CTLFireability-04: CTL unknown AGGR
PolyORBLF-PT-S02J06T08-CTLFireability-06: CTL unknown AGGR
PolyORBLF-PT-S02J06T08-CTLFireability-07: CTL unknown AGGR
PolyORBLF-PT-S02J06T08-CTLFireability-08: EFEG true state space /EFEG
PolyORBLF-PT-S02J06T08-CTLFireability-09: DISJ true state space
PolyORBLF-PT-S02J06T08-CTLFireability-11: CTL unknown AGGR
PolyORBLF-PT-S02J06T08-CTLFireability-14: DISJ true CTL model checker
PolyORBLF-PT-S02J06T08-CTLFireability-15: CTL true CTL model checker


Time elapsed: 239 secs. Pages in use: 32

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="PolyORBLF-PT-S02J06T08"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is PolyORBLF-PT-S02J06T08, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r295-tall-167873948000522"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/PolyORBLF-PT-S02J06T08.tgz
mv PolyORBLF-PT-S02J06T08 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;