Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r295-tall-167873947900450.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is PolyORBLF-COL-S06J04T06, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r295-tall-167873947900450
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 672K
-rw-r--r-- 1 mcc users 9.4K Feb 26 13:41 CTLCardinality.txt
-rw-r--r-- 1 mcc users 87K Feb 26 13:41 CTLCardinality.xml
-rw-r--r-- 1 mcc users 6.5K Feb 26 13:37 CTLFireability.txt
-rw-r--r-- 1 mcc users 58K Feb 26 13:37 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.3K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 4.6K Feb 25 16:35 LTLCardinality.txt
-rw-r--r-- 1 mcc users 27K Feb 25 16:35 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.6K Feb 25 16:35 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K Feb 25 16:35 LTLFireability.xml
-rw-r--r-- 1 mcc users 17K Feb 26 14:09 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 145K Feb 26 14:09 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 9.1K Feb 26 14:06 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 70K Feb 26 14:06 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.8K Feb 25 16:35 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.9K Feb 25 16:35 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 Mar 5 18:23 equiv_pt
-rw-r--r-- 1 mcc users 10 Mar 5 18:23 instance
-rw-r--r-- 1 mcc users 5 Mar 5 18:23 iscolored
-rw-r--r-- 1 mcc users 154K Mar 5 18:23 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME PolyORBLF-COL-S06J04T06-CTLFireability-00
FORMULA_NAME PolyORBLF-COL-S06J04T06-CTLFireability-01
FORMULA_NAME PolyORBLF-COL-S06J04T06-CTLFireability-02
FORMULA_NAME PolyORBLF-COL-S06J04T06-CTLFireability-03
FORMULA_NAME PolyORBLF-COL-S06J04T06-CTLFireability-04
FORMULA_NAME PolyORBLF-COL-S06J04T06-CTLFireability-05
FORMULA_NAME PolyORBLF-COL-S06J04T06-CTLFireability-06
FORMULA_NAME PolyORBLF-COL-S06J04T06-CTLFireability-07
FORMULA_NAME PolyORBLF-COL-S06J04T06-CTLFireability-08
FORMULA_NAME PolyORBLF-COL-S06J04T06-CTLFireability-09
FORMULA_NAME PolyORBLF-COL-S06J04T06-CTLFireability-10
FORMULA_NAME PolyORBLF-COL-S06J04T06-CTLFireability-11
FORMULA_NAME PolyORBLF-COL-S06J04T06-CTLFireability-12
FORMULA_NAME PolyORBLF-COL-S06J04T06-CTLFireability-13
FORMULA_NAME PolyORBLF-COL-S06J04T06-CTLFireability-14
FORMULA_NAME PolyORBLF-COL-S06J04T06-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1678845153878

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=PolyORBLF-COL-S06J04T06
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-15 01:52:35] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-15 01:52:35] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-15 01:52:35] [INFO ] Detected file is not PT type :http://www.pnml.org/version-2009/grammar/symmetricnet
log4j:WARN No appenders could be found for logger (org.apache.axiom.locator.DefaultOMMetaFactoryLocator).
log4j:WARN Please initialize the log4j system properly.
log4j:WARN See http://logging.apache.org/log4j/1.2/faq.html#noconfig for more info.
[2023-03-15 01:52:35] [WARNING] Using fallBack plugin, rng conformance not checked
[2023-03-15 01:52:36] [INFO ] Load time of PNML (colored model parsed with PNMLFW) : 794 ms
[2023-03-15 01:52:36] [INFO ] Imported 81 HL places and 65 HL transitions for a total of 632 PT places and 10560.0 transition bindings in 21 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 10 ms.
[2023-03-15 01:52:36] [INFO ] Built PT skeleton of HLPN with 81 places and 65 transitions 254 arcs in 5 ms.
[2023-03-15 01:52:36] [INFO ] Skeletonized 13 HLPN properties in 2 ms. Removed 3 properties that had guard overlaps.
Computed a total of 0 stabilizing places and 0 stable transitions
Remains 13 properties that can be checked using skeleton over-approximation.
Computed a total of 0 stabilizing places and 0 stable transitions
Incomplete random walk after 10000 steps, including 969 resets, run finished after 322 ms. (steps per millisecond=31 ) properties (out of 50) seen :23
Incomplete Best-First random walk after 1001 steps, including 6 resets, run finished after 19 ms. (steps per millisecond=52 ) properties (out of 27) seen :24
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 3) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 3) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=90 ) properties (out of 3) seen :0
Running SMT prover for 3 properties.
[2023-03-15 01:52:36] [INFO ] Flow matrix only has 64 transitions (discarded 1 similar events)
// Phase 1: matrix 64 rows 81 cols
[2023-03-15 01:52:36] [INFO ] Computed 26 place invariants in 12 ms
[2023-03-15 01:52:36] [INFO ] [Real]Absence check using 11 positive place invariants in 11 ms returned sat
[2023-03-15 01:52:36] [INFO ] [Real]Absence check using 11 positive and 15 generalized place invariants in 4 ms returned sat
[2023-03-15 01:52:36] [INFO ] After 228ms SMT Verify possible using all constraints in real domain returned unsat :3 sat :0
Fused 3 Parikh solutions to 0 different solutions.
Parikh walk visited 0 properties in 0 ms.
Successfully simplified 3 atomic propositions for a total of 13 simplifications.
[2023-03-15 01:52:37] [INFO ] Flatten gal took : 113 ms
[2023-03-15 01:52:37] [INFO ] Flatten gal took : 19 ms
Transition T_2315 forces synchronizations/join behavior on parameter t of sort Threads
Transition T_0376 forces synchronizations/join behavior on parameter s of sort Sources
Transition GoPerformWork forces synchronizations/join behavior on parameter j of sort Jobs
[2023-03-15 01:52:37] [INFO ] Unfolded HLPN to a Petri net with 632 places and 10500 transitions 88770 arcs in 337 ms.
[2023-03-15 01:52:37] [INFO ] Unfolded 16 HLPN properties in 2 ms.
[2023-03-15 01:52:37] [INFO ] Reduced 960 identical enabling conditions.
[2023-03-15 01:52:37] [INFO ] Reduced 960 identical enabling conditions.
[2023-03-15 01:52:37] [INFO ] Reduced 960 identical enabling conditions.
[2023-03-15 01:52:37] [INFO ] Reduced 960 identical enabling conditions.
[2023-03-15 01:52:37] [INFO ] Reduced 90 identical enabling conditions.
Ensure Unique test removed 8070 transitions
Reduce redundant transitions removed 8070 transitions.
Support contains 601 out of 632 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 632/632 places, 2430/2430 transitions.
Applied a total of 0 rules in 59 ms. Remains 632 /632 variables (removed 0) and now considering 2430/2430 (removed 0) transitions.
[2023-03-15 01:52:37] [INFO ] Flow matrix only has 2394 transitions (discarded 36 similar events)
// Phase 1: matrix 2394 rows 632 cols
[2023-03-15 01:52:37] [INFO ] Computed 54 place invariants in 137 ms
[2023-03-15 01:52:38] [INFO ] Dead Transitions using invariants and state equation in 1118 ms found 918 transitions.
Found 918 dead transitions using SMT.
Drop transitions removed 918 transitions
Dead transitions reduction (with SMT) triggered by suspicious arc values removed 918 transitions.
[2023-03-15 01:52:38] [INFO ] Flow matrix only has 1476 transitions (discarded 36 similar events)
// Phase 1: matrix 1476 rows 632 cols
[2023-03-15 01:52:38] [INFO ] Computed 54 place invariants in 57 ms
[2023-03-15 01:52:39] [INFO ] Implicit Places using invariants in 206 ms returned []
[2023-03-15 01:52:39] [INFO ] Flow matrix only has 1476 transitions (discarded 36 similar events)
[2023-03-15 01:52:39] [INFO ] Invariant cache hit.
[2023-03-15 01:52:39] [INFO ] State equation strengthened by 168 read => feed constraints.
[2023-03-15 01:52:39] [INFO ] Implicit Places using invariants and state equation in 915 ms returned []
Implicit Place search using SMT with State Equation took 1123 ms to find 0 implicit places.
Starting structural reductions in LTL mode, iteration 1 : 632/632 places, 1512/2430 transitions.
Applied a total of 0 rules in 7 ms. Remains 632 /632 variables (removed 0) and now considering 1512/1512 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2310 ms. Remains : 632/632 places, 1512/2430 transitions.
Support contains 601 out of 632 places after structural reductions.
[2023-03-15 01:52:40] [INFO ] Flatten gal took : 225 ms
[2023-03-15 01:52:40] [INFO ] Flatten gal took : 165 ms
[2023-03-15 01:52:41] [INFO ] Input system was already deterministic with 1512 transitions.
Incomplete random walk after 10000 steps, including 69 resets, run finished after 618 ms. (steps per millisecond=16 ) properties (out of 66) seen :59
Incomplete Best-First random walk after 10000 steps, including 26 resets, run finished after 225 ms. (steps per millisecond=44 ) properties (out of 7) seen :0
Incomplete Best-First random walk after 10001 steps, including 22 resets, run finished after 197 ms. (steps per millisecond=50 ) properties (out of 7) seen :0
Incomplete Best-First random walk after 10000 steps, including 9 resets, run finished after 406 ms. (steps per millisecond=24 ) properties (out of 7) seen :0
Incomplete Best-First random walk after 10000 steps, including 42 resets, run finished after 199 ms. (steps per millisecond=50 ) properties (out of 7) seen :0
Incomplete Best-First random walk after 10001 steps, including 104 resets, run finished after 338 ms. (steps per millisecond=29 ) properties (out of 7) seen :0
Incomplete Best-First random walk after 10001 steps, including 23 resets, run finished after 178 ms. (steps per millisecond=56 ) properties (out of 7) seen :0
Incomplete Best-First random walk after 10001 steps, including 294 resets, run finished after 122 ms. (steps per millisecond=81 ) properties (out of 7) seen :0
Running SMT prover for 7 properties.
[2023-03-15 01:52:43] [INFO ] Flow matrix only has 1476 transitions (discarded 36 similar events)
[2023-03-15 01:52:43] [INFO ] Invariant cache hit.
[2023-03-15 01:52:45] [INFO ] [Real]Absence check using 19 positive place invariants in 11 ms returned sat
[2023-03-15 01:52:45] [INFO ] [Real]Absence check using 19 positive and 35 generalized place invariants in 61 ms returned sat
[2023-03-15 01:52:45] [INFO ] After 262ms SMT Verify possible using all constraints in real domain returned unsat :1 sat :0 real:6
[2023-03-15 01:52:45] [INFO ] [Nat]Absence check using 19 positive place invariants in 18 ms returned sat
[2023-03-15 01:52:45] [INFO ] [Nat]Absence check using 19 positive and 35 generalized place invariants in 35 ms returned sat
[2023-03-15 01:52:45] [INFO ] After 280ms SMT Verify possible using all constraints in natural domain returned unsat :7 sat :0
Fused 7 Parikh solutions to 0 different solutions.
Parikh walk visited 0 properties in 0 ms.
Successfully simplified 7 atomic propositions for a total of 16 simplifications.
[2023-03-15 01:52:45] [INFO ] Flatten gal took : 96 ms
[2023-03-15 01:52:46] [INFO ] Flatten gal took : 110 ms
[2023-03-15 01:52:46] [INFO ] Input system was already deterministic with 1512 transitions.
Computed a total of 0 stabilizing places and 0 stable transitions
Starting structural reductions in LTL mode, iteration 0 : 632/632 places, 1512/1512 transitions.
Ensure Unique test removed 6 places
Iterating post reduction 0 with 6 rules applied. Total rules applied 6 place count 626 transition count 1512
Discarding 6 places :
Symmetric choice reduction at 1 with 6 rule applications. Total rules 12 place count 620 transition count 1506
Iterating global reduction 1 with 6 rules applied. Total rules applied 18 place count 620 transition count 1506
Discarding 6 places :
Symmetric choice reduction at 1 with 6 rule applications. Total rules 24 place count 614 transition count 1500
Iterating global reduction 1 with 6 rules applied. Total rules applied 30 place count 614 transition count 1500
Applied a total of 30 rules in 53 ms. Remains 614 /632 variables (removed 18) and now considering 1500/1512 (removed 12) transitions.
[2023-03-15 01:52:46] [INFO ] Flow matrix only has 1464 transitions (discarded 36 similar events)
// Phase 1: matrix 1464 rows 614 cols
[2023-03-15 01:52:46] [INFO ] Computed 48 place invariants in 39 ms
[2023-03-15 01:52:47] [INFO ] Dead Transitions using invariants and state equation in 638 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 695 ms. Remains : 614/632 places, 1500/1512 transitions.
[2023-03-15 01:52:47] [INFO ] Flatten gal took : 69 ms
[2023-03-15 01:52:47] [INFO ] Flatten gal took : 70 ms
[2023-03-15 01:52:47] [INFO ] Input system was already deterministic with 1500 transitions.
Starting structural reductions in LTL mode, iteration 0 : 632/632 places, 1512/1512 transitions.
Ensure Unique test removed 6 places
Iterating post reduction 0 with 6 rules applied. Total rules applied 6 place count 626 transition count 1512
Discarding 6 places :
Symmetric choice reduction at 1 with 6 rule applications. Total rules 12 place count 620 transition count 1506
Iterating global reduction 1 with 6 rules applied. Total rules applied 18 place count 620 transition count 1506
Discarding 6 places :
Symmetric choice reduction at 1 with 6 rule applications. Total rules 24 place count 614 transition count 1500
Iterating global reduction 1 with 6 rules applied. Total rules applied 30 place count 614 transition count 1500
Applied a total of 30 rules in 51 ms. Remains 614 /632 variables (removed 18) and now considering 1500/1512 (removed 12) transitions.
[2023-03-15 01:52:47] [INFO ] Flow matrix only has 1464 transitions (discarded 36 similar events)
[2023-03-15 01:52:47] [INFO ] Invariant cache hit.
[2023-03-15 01:52:48] [INFO ] Dead Transitions using invariants and state equation in 602 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 657 ms. Remains : 614/632 places, 1500/1512 transitions.
[2023-03-15 01:52:48] [INFO ] Flatten gal took : 57 ms
[2023-03-15 01:52:48] [INFO ] Flatten gal took : 62 ms
[2023-03-15 01:52:48] [INFO ] Input system was already deterministic with 1500 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 632/632 places, 1512/1512 transitions.
Ensure Unique test removed 6 places
Drop transitions removed 48 transitions
Trivial Post-agglo rules discarded 48 transitions
Performed 48 trivial Post agglomeration. Transition count delta: 48
Iterating post reduction 0 with 48 rules applied. Total rules applied 48 place count 626 transition count 1464
Reduce places removed 48 places and 0 transitions.
Performed 6 Post agglomeration using F-continuation condition.Transition count delta: 6
Iterating post reduction 1 with 54 rules applied. Total rules applied 102 place count 578 transition count 1458
Reduce places removed 6 places and 0 transitions.
Iterating post reduction 2 with 6 rules applied. Total rules applied 108 place count 572 transition count 1458
Performed 72 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 72 Pre rules applied. Total rules applied 108 place count 572 transition count 1386
Deduced a syphon composed of 72 places in 0 ms
Reduce places removed 72 places and 0 transitions.
Iterating global reduction 3 with 144 rules applied. Total rules applied 252 place count 500 transition count 1386
Performed 72 Post agglomeration using F-continuation condition.Transition count delta: 72
Deduced a syphon composed of 72 places in 1 ms
Reduce places removed 72 places and 0 transitions.
Iterating global reduction 3 with 144 rules applied. Total rules applied 396 place count 428 transition count 1314
Applied a total of 396 rules in 143 ms. Remains 428 /632 variables (removed 204) and now considering 1314/1512 (removed 198) transitions.
[2023-03-15 01:52:48] [INFO ] Flow matrix only has 1278 transitions (discarded 36 similar events)
// Phase 1: matrix 1278 rows 428 cols
[2023-03-15 01:52:48] [INFO ] Computed 48 place invariants in 21 ms
[2023-03-15 01:52:49] [INFO ] Dead Transitions using invariants and state equation in 555 ms found 0 transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 705 ms. Remains : 428/632 places, 1314/1512 transitions.
[2023-03-15 01:52:49] [INFO ] Flatten gal took : 48 ms
[2023-03-15 01:52:49] [INFO ] Flatten gal took : 52 ms
[2023-03-15 01:52:49] [INFO ] Input system was already deterministic with 1314 transitions.
Starting structural reductions in LTL mode, iteration 0 : 632/632 places, 1512/1512 transitions.
Ensure Unique test removed 6 places
Iterating post reduction 0 with 6 rules applied. Total rules applied 6 place count 626 transition count 1512
Discarding 6 places :
Symmetric choice reduction at 1 with 6 rule applications. Total rules 12 place count 620 transition count 1506
Iterating global reduction 1 with 6 rules applied. Total rules applied 18 place count 620 transition count 1506
Discarding 6 places :
Symmetric choice reduction at 1 with 6 rule applications. Total rules 24 place count 614 transition count 1500
Iterating global reduction 1 with 6 rules applied. Total rules applied 30 place count 614 transition count 1500
Applied a total of 30 rules in 27 ms. Remains 614 /632 variables (removed 18) and now considering 1500/1512 (removed 12) transitions.
[2023-03-15 01:52:49] [INFO ] Flow matrix only has 1464 transitions (discarded 36 similar events)
// Phase 1: matrix 1464 rows 614 cols
[2023-03-15 01:52:49] [INFO ] Computed 48 place invariants in 30 ms
[2023-03-15 01:52:50] [INFO ] Dead Transitions using invariants and state equation in 593 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 623 ms. Remains : 614/632 places, 1500/1512 transitions.
[2023-03-15 01:52:50] [INFO ] Flatten gal took : 49 ms
[2023-03-15 01:52:50] [INFO ] Flatten gal took : 52 ms
[2023-03-15 01:52:50] [INFO ] Input system was already deterministic with 1500 transitions.
Starting structural reductions in LTL mode, iteration 0 : 632/632 places, 1512/1512 transitions.
Ensure Unique test removed 6 places
Iterating post reduction 0 with 6 rules applied. Total rules applied 6 place count 626 transition count 1512
Discarding 6 places :
Symmetric choice reduction at 1 with 6 rule applications. Total rules 12 place count 620 transition count 1506
Iterating global reduction 1 with 6 rules applied. Total rules applied 18 place count 620 transition count 1506
Discarding 6 places :
Symmetric choice reduction at 1 with 6 rule applications. Total rules 24 place count 614 transition count 1500
Iterating global reduction 1 with 6 rules applied. Total rules applied 30 place count 614 transition count 1500
Applied a total of 30 rules in 23 ms. Remains 614 /632 variables (removed 18) and now considering 1500/1512 (removed 12) transitions.
[2023-03-15 01:52:50] [INFO ] Flow matrix only has 1464 transitions (discarded 36 similar events)
[2023-03-15 01:52:50] [INFO ] Invariant cache hit.
[2023-03-15 01:52:51] [INFO ] Dead Transitions using invariants and state equation in 562 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 587 ms. Remains : 614/632 places, 1500/1512 transitions.
[2023-03-15 01:52:51] [INFO ] Flatten gal took : 49 ms
[2023-03-15 01:52:51] [INFO ] Flatten gal took : 53 ms
[2023-03-15 01:52:51] [INFO ] Input system was already deterministic with 1500 transitions.
Starting structural reductions in LTL mode, iteration 0 : 632/632 places, 1512/1512 transitions.
Ensure Unique test removed 6 places
Iterating post reduction 0 with 6 rules applied. Total rules applied 6 place count 626 transition count 1512
Discarding 6 places :
Symmetric choice reduction at 1 with 6 rule applications. Total rules 12 place count 620 transition count 1506
Iterating global reduction 1 with 6 rules applied. Total rules applied 18 place count 620 transition count 1506
Discarding 6 places :
Symmetric choice reduction at 1 with 6 rule applications. Total rules 24 place count 614 transition count 1500
Iterating global reduction 1 with 6 rules applied. Total rules applied 30 place count 614 transition count 1500
Applied a total of 30 rules in 23 ms. Remains 614 /632 variables (removed 18) and now considering 1500/1512 (removed 12) transitions.
[2023-03-15 01:52:51] [INFO ] Flow matrix only has 1464 transitions (discarded 36 similar events)
[2023-03-15 01:52:51] [INFO ] Invariant cache hit.
[2023-03-15 01:52:51] [INFO ] Dead Transitions using invariants and state equation in 581 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 606 ms. Remains : 614/632 places, 1500/1512 transitions.
[2023-03-15 01:52:51] [INFO ] Flatten gal took : 50 ms
[2023-03-15 01:52:51] [INFO ] Flatten gal took : 55 ms
[2023-03-15 01:52:52] [INFO ] Input system was already deterministic with 1500 transitions.
Starting structural reductions in LTL mode, iteration 0 : 632/632 places, 1512/1512 transitions.
Ensure Unique test removed 6 places
Iterating post reduction 0 with 6 rules applied. Total rules applied 6 place count 626 transition count 1512
Discarding 6 places :
Symmetric choice reduction at 1 with 6 rule applications. Total rules 12 place count 620 transition count 1506
Iterating global reduction 1 with 6 rules applied. Total rules applied 18 place count 620 transition count 1506
Discarding 6 places :
Symmetric choice reduction at 1 with 6 rule applications. Total rules 24 place count 614 transition count 1500
Iterating global reduction 1 with 6 rules applied. Total rules applied 30 place count 614 transition count 1500
Applied a total of 30 rules in 24 ms. Remains 614 /632 variables (removed 18) and now considering 1500/1512 (removed 12) transitions.
[2023-03-15 01:52:52] [INFO ] Flow matrix only has 1464 transitions (discarded 36 similar events)
[2023-03-15 01:52:52] [INFO ] Invariant cache hit.
[2023-03-15 01:52:52] [INFO ] Dead Transitions using invariants and state equation in 595 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 621 ms. Remains : 614/632 places, 1500/1512 transitions.
[2023-03-15 01:52:52] [INFO ] Flatten gal took : 49 ms
[2023-03-15 01:52:52] [INFO ] Flatten gal took : 55 ms
[2023-03-15 01:52:52] [INFO ] Input system was already deterministic with 1500 transitions.
Starting structural reductions in LTL mode, iteration 0 : 632/632 places, 1512/1512 transitions.
Ensure Unique test removed 6 places
Iterating post reduction 0 with 6 rules applied. Total rules applied 6 place count 626 transition count 1512
Discarding 6 places :
Symmetric choice reduction at 1 with 6 rule applications. Total rules 12 place count 620 transition count 1506
Iterating global reduction 1 with 6 rules applied. Total rules applied 18 place count 620 transition count 1506
Discarding 6 places :
Symmetric choice reduction at 1 with 6 rule applications. Total rules 24 place count 614 transition count 1500
Iterating global reduction 1 with 6 rules applied. Total rules applied 30 place count 614 transition count 1500
Applied a total of 30 rules in 19 ms. Remains 614 /632 variables (removed 18) and now considering 1500/1512 (removed 12) transitions.
[2023-03-15 01:52:52] [INFO ] Flow matrix only has 1464 transitions (discarded 36 similar events)
[2023-03-15 01:52:52] [INFO ] Invariant cache hit.
[2023-03-15 01:52:53] [INFO ] Dead Transitions using invariants and state equation in 582 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 602 ms. Remains : 614/632 places, 1500/1512 transitions.
[2023-03-15 01:52:53] [INFO ] Flatten gal took : 56 ms
[2023-03-15 01:52:53] [INFO ] Flatten gal took : 62 ms
[2023-03-15 01:52:53] [INFO ] Input system was already deterministic with 1500 transitions.
Starting structural reductions in LTL mode, iteration 0 : 632/632 places, 1512/1512 transitions.
Ensure Unique test removed 6 places
Iterating post reduction 0 with 6 rules applied. Total rules applied 6 place count 626 transition count 1512
Discarding 6 places :
Symmetric choice reduction at 1 with 6 rule applications. Total rules 12 place count 620 transition count 1506
Iterating global reduction 1 with 6 rules applied. Total rules applied 18 place count 620 transition count 1506
Discarding 6 places :
Symmetric choice reduction at 1 with 6 rule applications. Total rules 24 place count 614 transition count 1500
Iterating global reduction 1 with 6 rules applied. Total rules applied 30 place count 614 transition count 1500
Applied a total of 30 rules in 21 ms. Remains 614 /632 variables (removed 18) and now considering 1500/1512 (removed 12) transitions.
[2023-03-15 01:52:53] [INFO ] Flow matrix only has 1464 transitions (discarded 36 similar events)
[2023-03-15 01:52:53] [INFO ] Invariant cache hit.
[2023-03-15 01:52:54] [INFO ] Dead Transitions using invariants and state equation in 594 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 618 ms. Remains : 614/632 places, 1500/1512 transitions.
[2023-03-15 01:52:54] [INFO ] Flatten gal took : 53 ms
[2023-03-15 01:52:54] [INFO ] Flatten gal took : 56 ms
[2023-03-15 01:52:54] [INFO ] Input system was already deterministic with 1500 transitions.
Starting structural reductions in LTL mode, iteration 0 : 632/632 places, 1512/1512 transitions.
Ensure Unique test removed 6 places
Iterating post reduction 0 with 6 rules applied. Total rules applied 6 place count 626 transition count 1512
Discarding 6 places :
Symmetric choice reduction at 1 with 6 rule applications. Total rules 12 place count 620 transition count 1506
Iterating global reduction 1 with 6 rules applied. Total rules applied 18 place count 620 transition count 1506
Discarding 6 places :
Symmetric choice reduction at 1 with 6 rule applications. Total rules 24 place count 614 transition count 1500
Iterating global reduction 1 with 6 rules applied. Total rules applied 30 place count 614 transition count 1500
Applied a total of 30 rules in 24 ms. Remains 614 /632 variables (removed 18) and now considering 1500/1512 (removed 12) transitions.
[2023-03-15 01:52:54] [INFO ] Flow matrix only has 1464 transitions (discarded 36 similar events)
[2023-03-15 01:52:54] [INFO ] Invariant cache hit.
[2023-03-15 01:52:55] [INFO ] Dead Transitions using invariants and state equation in 589 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 614 ms. Remains : 614/632 places, 1500/1512 transitions.
[2023-03-15 01:52:55] [INFO ] Flatten gal took : 53 ms
[2023-03-15 01:52:55] [INFO ] Flatten gal took : 56 ms
[2023-03-15 01:52:55] [INFO ] Input system was already deterministic with 1500 transitions.
Starting structural reductions in LTL mode, iteration 0 : 632/632 places, 1512/1512 transitions.
Ensure Unique test removed 6 places
Iterating post reduction 0 with 6 rules applied. Total rules applied 6 place count 626 transition count 1512
Discarding 6 places :
Symmetric choice reduction at 1 with 6 rule applications. Total rules 12 place count 620 transition count 1506
Iterating global reduction 1 with 6 rules applied. Total rules applied 18 place count 620 transition count 1506
Discarding 6 places :
Symmetric choice reduction at 1 with 6 rule applications. Total rules 24 place count 614 transition count 1500
Iterating global reduction 1 with 6 rules applied. Total rules applied 30 place count 614 transition count 1500
Applied a total of 30 rules in 23 ms. Remains 614 /632 variables (removed 18) and now considering 1500/1512 (removed 12) transitions.
[2023-03-15 01:52:55] [INFO ] Flow matrix only has 1464 transitions (discarded 36 similar events)
[2023-03-15 01:52:55] [INFO ] Invariant cache hit.
[2023-03-15 01:52:56] [INFO ] Dead Transitions using invariants and state equation in 545 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 569 ms. Remains : 614/632 places, 1500/1512 transitions.
[2023-03-15 01:52:56] [INFO ] Flatten gal took : 54 ms
[2023-03-15 01:52:56] [INFO ] Flatten gal took : 62 ms
[2023-03-15 01:52:56] [INFO ] Input system was already deterministic with 1500 transitions.
Starting structural reductions in LTL mode, iteration 0 : 632/632 places, 1512/1512 transitions.
Ensure Unique test removed 6 places
Iterating post reduction 0 with 6 rules applied. Total rules applied 6 place count 626 transition count 1512
Discarding 6 places :
Symmetric choice reduction at 1 with 6 rule applications. Total rules 12 place count 620 transition count 1506
Iterating global reduction 1 with 6 rules applied. Total rules applied 18 place count 620 transition count 1506
Discarding 6 places :
Symmetric choice reduction at 1 with 6 rule applications. Total rules 24 place count 614 transition count 1500
Iterating global reduction 1 with 6 rules applied. Total rules applied 30 place count 614 transition count 1500
Applied a total of 30 rules in 24 ms. Remains 614 /632 variables (removed 18) and now considering 1500/1512 (removed 12) transitions.
[2023-03-15 01:52:56] [INFO ] Flow matrix only has 1464 transitions (discarded 36 similar events)
[2023-03-15 01:52:56] [INFO ] Invariant cache hit.
[2023-03-15 01:52:56] [INFO ] Dead Transitions using invariants and state equation in 543 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 568 ms. Remains : 614/632 places, 1500/1512 transitions.
[2023-03-15 01:52:57] [INFO ] Flatten gal took : 51 ms
[2023-03-15 01:52:57] [INFO ] Flatten gal took : 55 ms
[2023-03-15 01:52:57] [INFO ] Input system was already deterministic with 1500 transitions.
Starting structural reductions in LTL mode, iteration 0 : 632/632 places, 1512/1512 transitions.
Discarding 6 places :
Symmetric choice reduction at 0 with 6 rule applications. Total rules 6 place count 626 transition count 1506
Iterating global reduction 0 with 6 rules applied. Total rules applied 12 place count 626 transition count 1506
Discarding 6 places :
Symmetric choice reduction at 0 with 6 rule applications. Total rules 18 place count 620 transition count 1500
Iterating global reduction 0 with 6 rules applied. Total rules applied 24 place count 620 transition count 1500
Applied a total of 24 rules in 16 ms. Remains 620 /632 variables (removed 12) and now considering 1500/1512 (removed 12) transitions.
[2023-03-15 01:52:57] [INFO ] Flow matrix only has 1464 transitions (discarded 36 similar events)
// Phase 1: matrix 1464 rows 620 cols
[2023-03-15 01:52:57] [INFO ] Computed 54 place invariants in 38 ms
[2023-03-15 01:52:57] [INFO ] Dead Transitions using invariants and state equation in 608 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 624 ms. Remains : 620/632 places, 1500/1512 transitions.
[2023-03-15 01:52:57] [INFO ] Flatten gal took : 49 ms
[2023-03-15 01:52:57] [INFO ] Flatten gal took : 53 ms
[2023-03-15 01:52:58] [INFO ] Input system was already deterministic with 1500 transitions.
Starting structural reductions in LTL mode, iteration 0 : 632/632 places, 1512/1512 transitions.
Ensure Unique test removed 6 places
Iterating post reduction 0 with 6 rules applied. Total rules applied 6 place count 626 transition count 1512
Applied a total of 6 rules in 8 ms. Remains 626 /632 variables (removed 6) and now considering 1512/1512 (removed 0) transitions.
[2023-03-15 01:52:58] [INFO ] Flow matrix only has 1476 transitions (discarded 36 similar events)
// Phase 1: matrix 1476 rows 626 cols
[2023-03-15 01:52:58] [INFO ] Computed 48 place invariants in 38 ms
[2023-03-15 01:52:58] [INFO ] Dead Transitions using invariants and state equation in 577 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 585 ms. Remains : 626/632 places, 1512/1512 transitions.
[2023-03-15 01:52:58] [INFO ] Flatten gal took : 52 ms
[2023-03-15 01:52:58] [INFO ] Flatten gal took : 59 ms
[2023-03-15 01:52:58] [INFO ] Input system was already deterministic with 1512 transitions.
Starting structural reductions in LTL mode, iteration 0 : 632/632 places, 1512/1512 transitions.
Discarding 6 places :
Symmetric choice reduction at 0 with 6 rule applications. Total rules 6 place count 626 transition count 1506
Iterating global reduction 0 with 6 rules applied. Total rules applied 12 place count 626 transition count 1506
Discarding 6 places :
Symmetric choice reduction at 0 with 6 rule applications. Total rules 18 place count 620 transition count 1500
Iterating global reduction 0 with 6 rules applied. Total rules applied 24 place count 620 transition count 1500
Applied a total of 24 rules in 15 ms. Remains 620 /632 variables (removed 12) and now considering 1500/1512 (removed 12) transitions.
[2023-03-15 01:52:58] [INFO ] Flow matrix only has 1464 transitions (discarded 36 similar events)
// Phase 1: matrix 1464 rows 620 cols
[2023-03-15 01:52:58] [INFO ] Computed 54 place invariants in 33 ms
[2023-03-15 01:52:59] [INFO ] Dead Transitions using invariants and state equation in 633 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 649 ms. Remains : 620/632 places, 1500/1512 transitions.
[2023-03-15 01:52:59] [INFO ] Flatten gal took : 50 ms
[2023-03-15 01:52:59] [INFO ] Flatten gal took : 55 ms
[2023-03-15 01:52:59] [INFO ] Input system was already deterministic with 1500 transitions.
Starting structural reductions in LTL mode, iteration 0 : 632/632 places, 1512/1512 transitions.
Ensure Unique test removed 6 places
Iterating post reduction 0 with 6 rules applied. Total rules applied 6 place count 626 transition count 1512
Discarding 6 places :
Symmetric choice reduction at 1 with 6 rule applications. Total rules 12 place count 620 transition count 1506
Iterating global reduction 1 with 6 rules applied. Total rules applied 18 place count 620 transition count 1506
Discarding 6 places :
Symmetric choice reduction at 1 with 6 rule applications. Total rules 24 place count 614 transition count 1500
Iterating global reduction 1 with 6 rules applied. Total rules applied 30 place count 614 transition count 1500
Applied a total of 30 rules in 17 ms. Remains 614 /632 variables (removed 18) and now considering 1500/1512 (removed 12) transitions.
[2023-03-15 01:52:59] [INFO ] Flow matrix only has 1464 transitions (discarded 36 similar events)
// Phase 1: matrix 1464 rows 614 cols
[2023-03-15 01:52:59] [INFO ] Computed 48 place invariants in 37 ms
[2023-03-15 01:53:00] [INFO ] Dead Transitions using invariants and state equation in 617 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 634 ms. Remains : 614/632 places, 1500/1512 transitions.
[2023-03-15 01:53:00] [INFO ] Flatten gal took : 49 ms
[2023-03-15 01:53:00] [INFO ] Flatten gal took : 53 ms
[2023-03-15 01:53:00] [INFO ] Input system was already deterministic with 1500 transitions.
[2023-03-15 01:53:00] [INFO ] Flatten gal took : 84 ms
[2023-03-15 01:53:00] [INFO ] Flatten gal took : 86 ms
[2023-03-15 01:53:01] [INFO ] Export to MCC of 16 properties in file /home/mcc/execution/CTLFireability.sr.xml took 24 ms.
[2023-03-15 01:53:01] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 632 places, 1512 transitions and 7950 arcs took 8 ms.
Total runtime 25980 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT PolyORBLF-COL-S06J04T06
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/370
CTLFireability

FORMULA PolyORBLF-COL-S06J04T06-CTLFireability-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA PolyORBLF-COL-S06J04T06-CTLFireability-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA PolyORBLF-COL-S06J04T06-CTLFireability-15 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA PolyORBLF-COL-S06J04T06-CTLFireability-13 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA PolyORBLF-COL-S06J04T06-CTLFireability-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA PolyORBLF-COL-S06J04T06-CTLFireability-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA PolyORBLF-COL-S06J04T06-CTLFireability-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA PolyORBLF-COL-S06J04T06-CTLFireability-08 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA PolyORBLF-COL-S06J04T06-CTLFireability-07 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA PolyORBLF-COL-S06J04T06-CTLFireability-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA PolyORBLF-COL-S06J04T06-CTLFireability-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA PolyORBLF-COL-S06J04T06-CTLFireability-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA PolyORBLF-COL-S06J04T06-CTLFireability-02 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1678845531561

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/370/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/370/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/370/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:478
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:478
lola: rewrite Frontend/Parser/formula_rewrite.k:478
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:451
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: RELEASE
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: NOTDEADLOCKFREE
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: LAUNCH task # 80 (type SKEL/SRCH) for 12 PolyORBLF-COL-S06J04T06-CTLFireability-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 80 (type SKEL/SRCH) for PolyORBLF-COL-S06J04T06-CTLFireability-04
lola: result : true
lola: time used : 0.000000
lola: memory pages used : 1
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: planning for (null) stopped (result already fixed).
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: LAUNCH task # 23 (type EXCL) for 12 PolyORBLF-COL-S06J04T06-CTLFireability-04
lola: time limit : 126 sec
lola: memory limit: 32 pages
lola: FINISHED task # 23 (type EXCL) for PolyORBLF-COL-S06J04T06-CTLFireability-04
lola: result : true
lola: time used : 0.000000
lola: memory pages used : 1
lola: Created skeleton in 1.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: LAUNCH task # 75 (type EXCL) for 74 PolyORBLF-COL-S06J04T06-CTLFireability-14
lola: time limit : 142 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: FINISHED task # 75 (type EXCL) for PolyORBLF-COL-S06J04T06-CTLFireability-14
lola: result : false
lola: markings : 12703
lola: fired transitions : 33561
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:754
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 82 (type EXCL) for 12 PolyORBLF-COL-S06J04T06-CTLFireability-04
lola: time limit : 148 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 81 (type FNDP) for 47 PolyORBLF-COL-S06J04T06-CTLFireability-09
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 83 (type EQUN) for 47 PolyORBLF-COL-S06J04T06-CTLFireability-09
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 85 (type SRCH) for 47 PolyORBLF-COL-S06J04T06-CTLFireability-09
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: FINISHED task # 85 (type SRCH) for PolyORBLF-COL-S06J04T06-CTLFireability-09
lola: result : unknown
lola: markings : 19
lola: fired transitions : 18
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
sara: try reading problem file /home/mcc/execution/370/CTLFireability-83.sara.
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:753
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: FINISHED task # 81 (type FNDP) for PolyORBLF-COL-S06J04T06-CTLFireability-09
lola: result : true
lola: fired transitions : 37
lola: tried executions : 1
lola: time used : 1.000000
lola: memory pages used : 0
lola: CANCELED task # 83 (type EQUN) for PolyORBLF-COL-S06J04T06-CTLFireability-09 (obsolete)
lola: Created skeleton in 1.000000 secs.
sara: place or transition ordering is non-deterministic
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:753
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S06J04T06-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S06J04T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-04: CONJ 0 3 1 0 8 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-09: CONJ 0 1 0 0 4 0 0 2
PolyORBLF-COL-S06J04T06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-11: CONJ 0 3 0 0 3 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
82 EXEG EXCL 3/177 1/32 PolyORBLF-COL-S06J04T06-CTLFireability-04 63741 m, 12748 m/sec, 110126 t fired, .

Time elapsed: 48 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S06J04T06-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S06J04T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-04: CONJ 0 3 1 0 8 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-09: CONJ 0 1 0 0 4 0 0 2
PolyORBLF-COL-S06J04T06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-11: CONJ 0 3 0 0 3 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
82 EXEG EXCL 8/177 2/32 PolyORBLF-COL-S06J04T06-CTLFireability-04 160498 m, 19351 m/sec, 286550 t fired, .

Time elapsed: 53 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S06J04T06-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S06J04T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-04: CONJ 0 3 1 0 8 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-09: CONJ 0 1 0 0 4 0 0 2
PolyORBLF-COL-S06J04T06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-11: CONJ 0 3 0 0 3 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
82 EXEG EXCL 13/177 3/32 PolyORBLF-COL-S06J04T06-CTLFireability-04 257664 m, 19433 m/sec, 483230 t fired, .

Time elapsed: 58 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S06J04T06-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S06J04T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-04: CONJ 0 3 1 0 8 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-09: CONJ 0 1 0 0 4 0 0 2
PolyORBLF-COL-S06J04T06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-11: CONJ 0 3 0 0 3 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
82 EXEG EXCL 18/177 4/32 PolyORBLF-COL-S06J04T06-CTLFireability-04 351878 m, 18842 m/sec, 676043 t fired, .

Time elapsed: 63 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S06J04T06-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S06J04T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-04: CONJ 0 3 1 0 8 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-09: CONJ 0 1 0 0 4 0 0 2
PolyORBLF-COL-S06J04T06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-11: CONJ 0 3 0 0 3 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
82 EXEG EXCL 23/177 5/32 PolyORBLF-COL-S06J04T06-CTLFireability-04 448698 m, 19364 m/sec, 869180 t fired, .

Time elapsed: 68 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S06J04T06-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S06J04T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-04: CONJ 0 3 1 0 8 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-09: CONJ 0 1 0 0 4 0 0 2
PolyORBLF-COL-S06J04T06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-11: CONJ 0 3 0 0 3 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
82 EXEG EXCL 28/177 6/32 PolyORBLF-COL-S06J04T06-CTLFireability-04 542505 m, 18761 m/sec, 1062642 t fired, .

Time elapsed: 73 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S06J04T06-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S06J04T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-04: CONJ 0 3 1 0 8 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-09: CONJ 0 1 0 0 4 0 0 2
PolyORBLF-COL-S06J04T06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-11: CONJ 0 3 0 0 3 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
82 EXEG EXCL 33/177 6/32 PolyORBLF-COL-S06J04T06-CTLFireability-04 638409 m, 19180 m/sec, 1256057 t fired, .

Time elapsed: 78 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S06J04T06-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S06J04T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-04: CONJ 0 3 1 0 8 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-09: CONJ 0 1 0 0 4 0 0 2
PolyORBLF-COL-S06J04T06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-11: CONJ 0 3 0 0 3 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
82 EXEG EXCL 38/177 7/32 PolyORBLF-COL-S06J04T06-CTLFireability-04 731075 m, 18533 m/sec, 1459567 t fired, .

Time elapsed: 83 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S06J04T06-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S06J04T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-04: CONJ 0 3 1 0 8 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-09: CONJ 0 1 0 0 4 0 0 2
PolyORBLF-COL-S06J04T06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-11: CONJ 0 3 0 0 3 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
82 EXEG EXCL 43/177 8/32 PolyORBLF-COL-S06J04T06-CTLFireability-04 826149 m, 19014 m/sec, 1664682 t fired, .

Time elapsed: 88 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S06J04T06-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S06J04T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-04: CONJ 0 3 1 0 8 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-09: CONJ 0 1 0 0 4 0 0 2
PolyORBLF-COL-S06J04T06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-11: CONJ 0 3 0 0 3 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
82 EXEG EXCL 48/177 9/32 PolyORBLF-COL-S06J04T06-CTLFireability-04 918182 m, 18406 m/sec, 1874637 t fired, .

Time elapsed: 93 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S06J04T06-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S06J04T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-04: CONJ 0 3 1 0 8 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-09: CONJ 0 1 0 0 4 0 0 2
PolyORBLF-COL-S06J04T06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-11: CONJ 0 3 0 0 3 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
82 EXEG EXCL 53/177 10/32 PolyORBLF-COL-S06J04T06-CTLFireability-04 1013508 m, 19065 m/sec, 2068593 t fired, .

Time elapsed: 98 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S06J04T06-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S06J04T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-04: CONJ 0 3 1 0 8 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-09: CONJ 0 1 0 0 4 0 0 2
PolyORBLF-COL-S06J04T06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-11: CONJ 0 3 0 0 3 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
82 EXEG EXCL 58/177 11/32 PolyORBLF-COL-S06J04T06-CTLFireability-04 1107933 m, 18885 m/sec, 2262197 t fired, .

Time elapsed: 103 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S06J04T06-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S06J04T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-04: CONJ 0 3 1 0 8 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-09: CONJ 0 1 0 0 4 0 0 2
PolyORBLF-COL-S06J04T06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-11: CONJ 0 3 0 0 3 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
82 EXEG EXCL 63/177 12/32 PolyORBLF-COL-S06J04T06-CTLFireability-04 1201648 m, 18743 m/sec, 2453874 t fired, .

Time elapsed: 108 secs. Pages in use: 12
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S06J04T06-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S06J04T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-04: CONJ 0 3 1 0 8 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-09: CONJ 0 1 0 0 4 0 0 2
PolyORBLF-COL-S06J04T06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-11: CONJ 0 3 0 0 3 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
82 EXEG EXCL 68/177 12/32 PolyORBLF-COL-S06J04T06-CTLFireability-04 1297661 m, 19202 m/sec, 2646394 t fired, .

Time elapsed: 113 secs. Pages in use: 12
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S06J04T06-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S06J04T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-04: CONJ 0 3 1 0 8 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-09: CONJ 0 1 0 0 4 0 0 2
PolyORBLF-COL-S06J04T06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-11: CONJ 0 3 0 0 3 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
82 EXEG EXCL 73/177 13/32 PolyORBLF-COL-S06J04T06-CTLFireability-04 1391483 m, 18764 m/sec, 2846115 t fired, .

Time elapsed: 118 secs. Pages in use: 13
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S06J04T06-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S06J04T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-04: CONJ 0 3 1 0 8 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-09: CONJ 0 1 0 0 4 0 0 2
PolyORBLF-COL-S06J04T06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-11: CONJ 0 3 0 0 3 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
82 EXEG EXCL 78/177 14/32 PolyORBLF-COL-S06J04T06-CTLFireability-04 1484635 m, 18630 m/sec, 3050837 t fired, .

Time elapsed: 123 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S06J04T06-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S06J04T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-04: CONJ 0 3 1 0 8 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-09: CONJ 0 1 0 0 4 0 0 2
PolyORBLF-COL-S06J04T06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-11: CONJ 0 3 0 0 3 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
82 EXEG EXCL 83/177 15/32 PolyORBLF-COL-S06J04T06-CTLFireability-04 1576126 m, 18298 m/sec, 3262111 t fired, .

Time elapsed: 128 secs. Pages in use: 15
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S06J04T06-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S06J04T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-04: CONJ 0 3 1 0 8 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-09: CONJ 0 1 0 0 4 0 0 2
PolyORBLF-COL-S06J04T06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-11: CONJ 0 3 0 0 3 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
82 EXEG EXCL 88/177 16/32 PolyORBLF-COL-S06J04T06-CTLFireability-04 1671990 m, 19172 m/sec, 3455243 t fired, .

Time elapsed: 133 secs. Pages in use: 16
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S06J04T06-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S06J04T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-04: CONJ 0 3 1 0 8 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-09: CONJ 0 1 0 0 4 0 0 2
PolyORBLF-COL-S06J04T06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-11: CONJ 0 3 0 0 3 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
82 EXEG EXCL 93/177 17/32 PolyORBLF-COL-S06J04T06-CTLFireability-04 1767242 m, 19050 m/sec, 3653912 t fired, .

Time elapsed: 138 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S06J04T06-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S06J04T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-04: CONJ 0 3 1 0 8 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-09: CONJ 0 1 0 0 4 0 0 2
PolyORBLF-COL-S06J04T06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-11: CONJ 0 3 0 0 3 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
82 EXEG EXCL 98/177 18/32 PolyORBLF-COL-S06J04T06-CTLFireability-04 1861536 m, 18858 m/sec, 3846300 t fired, .

Time elapsed: 143 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S06J04T06-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S06J04T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-04: CONJ 0 3 1 0 8 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-09: CONJ 0 1 0 0 4 0 0 2
PolyORBLF-COL-S06J04T06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-11: CONJ 0 3 0 0 3 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
82 EXEG EXCL 103/177 18/32 PolyORBLF-COL-S06J04T06-CTLFireability-04 1957090 m, 19110 m/sec, 4038267 t fired, .

Time elapsed: 148 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S06J04T06-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S06J04T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-04: CONJ 0 3 1 0 8 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-09: CONJ 0 1 0 0 4 0 0 2
PolyORBLF-COL-S06J04T06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-11: CONJ 0 3 0 0 3 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
82 EXEG EXCL 108/177 19/32 PolyORBLF-COL-S06J04T06-CTLFireability-04 2051130 m, 18808 m/sec, 4237654 t fired, .

Time elapsed: 153 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S06J04T06-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S06J04T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-04: CONJ 0 3 1 0 8 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-09: CONJ 0 1 0 0 4 0 0 2
PolyORBLF-COL-S06J04T06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-11: CONJ 0 3 0 0 3 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
82 EXEG EXCL 113/177 20/32 PolyORBLF-COL-S06J04T06-CTLFireability-04 2145373 m, 18848 m/sec, 4442453 t fired, .

Time elapsed: 158 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S06J04T06-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S06J04T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-04: CONJ 0 3 1 0 8 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-09: CONJ 0 1 0 0 4 0 0 2
PolyORBLF-COL-S06J04T06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-11: CONJ 0 3 0 0 3 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
82 EXEG EXCL 118/177 21/32 PolyORBLF-COL-S06J04T06-CTLFireability-04 2236657 m, 18256 m/sec, 4653748 t fired, .

Time elapsed: 163 secs. Pages in use: 21
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S06J04T06-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S06J04T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-04: CONJ 0 3 1 0 8 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-09: CONJ 0 1 0 0 4 0 0 2
PolyORBLF-COL-S06J04T06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-11: CONJ 0 3 0 0 3 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
82 EXEG EXCL 123/177 22/32 PolyORBLF-COL-S06J04T06-CTLFireability-04 2331339 m, 18936 m/sec, 4862059 t fired, .

Time elapsed: 168 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S06J04T06-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S06J04T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-04: CONJ 0 3 1 0 8 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-09: CONJ 0 1 0 0 4 0 0 2
PolyORBLF-COL-S06J04T06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-11: CONJ 0 3 0 0 3 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
82 EXEG EXCL 128/177 23/32 PolyORBLF-COL-S06J04T06-CTLFireability-04 2425226 m, 18777 m/sec, 5066953 t fired, .

Time elapsed: 173 secs. Pages in use: 23
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S06J04T06-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S06J04T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-04: CONJ 0 3 1 0 8 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-09: CONJ 0 1 0 0 4 0 0 2
PolyORBLF-COL-S06J04T06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-11: CONJ 0 3 0 0 3 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
82 EXEG EXCL 133/177 23/32 PolyORBLF-COL-S06J04T06-CTLFireability-04 2518100 m, 18574 m/sec, 5274589 t fired, .

Time elapsed: 178 secs. Pages in use: 23
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S06J04T06-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S06J04T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-04: CONJ 0 3 1 0 8 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-09: CONJ 0 1 0 0 4 0 0 2
PolyORBLF-COL-S06J04T06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-11: CONJ 0 3 0 0 3 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
82 EXEG EXCL 138/177 24/32 PolyORBLF-COL-S06J04T06-CTLFireability-04 2611423 m, 18664 m/sec, 5467753 t fired, .

Time elapsed: 183 secs. Pages in use: 24
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S06J04T06-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S06J04T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-04: CONJ 0 3 1 0 8 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-09: CONJ 0 1 0 0 4 0 0 2
PolyORBLF-COL-S06J04T06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-11: CONJ 0 3 0 0 3 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
82 EXEG EXCL 143/177 25/32 PolyORBLF-COL-S06J04T06-CTLFireability-04 2708139 m, 19343 m/sec, 5676446 t fired, .

Time elapsed: 188 secs. Pages in use: 25
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S06J04T06-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S06J04T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-04: CONJ 0 3 1 0 8 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-09: CONJ 0 1 0 0 4 0 0 2
PolyORBLF-COL-S06J04T06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-11: CONJ 0 3 0 0 3 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
82 EXEG EXCL 148/177 26/32 PolyORBLF-COL-S06J04T06-CTLFireability-04 2801432 m, 18658 m/sec, 5882857 t fired, .

Time elapsed: 193 secs. Pages in use: 26
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S06J04T06-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S06J04T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-04: CONJ 0 3 1 0 8 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-09: CONJ 0 1 0 0 4 0 0 2
PolyORBLF-COL-S06J04T06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-11: CONJ 0 3 0 0 3 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
82 EXEG EXCL 153/177 27/32 PolyORBLF-COL-S06J04T06-CTLFireability-04 2894630 m, 18639 m/sec, 6087721 t fired, .

Time elapsed: 198 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S06J04T06-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S06J04T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-04: CONJ 0 3 1 0 8 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-09: CONJ 0 1 0 0 4 0 0 2
PolyORBLF-COL-S06J04T06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-11: CONJ 0 3 0 0 3 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
82 EXEG EXCL 159/177 28/32 PolyORBLF-COL-S06J04T06-CTLFireability-04 2988139 m, 18701 m/sec, 6281093 t fired, .

Time elapsed: 204 secs. Pages in use: 28
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S06J04T06-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S06J04T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-04: CONJ 0 3 1 0 8 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-09: CONJ 0 1 0 0 4 0 0 2
PolyORBLF-COL-S06J04T06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-11: CONJ 0 3 0 0 3 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
82 EXEG EXCL 164/177 29/32 PolyORBLF-COL-S06J04T06-CTLFireability-04 3083051 m, 18982 m/sec, 6486441 t fired, .

Time elapsed: 209 secs. Pages in use: 29
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S06J04T06-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S06J04T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-04: CONJ 0 3 1 0 8 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-09: CONJ 0 1 0 0 4 0 0 2
PolyORBLF-COL-S06J04T06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-11: CONJ 0 3 0 0 3 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
82 EXEG EXCL 169/177 29/32 PolyORBLF-COL-S06J04T06-CTLFireability-04 3175408 m, 18471 m/sec, 6693722 t fired, .

Time elapsed: 214 secs. Pages in use: 29
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S06J04T06-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S06J04T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-04: CONJ 0 3 1 0 8 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-09: CONJ 0 1 0 0 4 0 0 2
PolyORBLF-COL-S06J04T06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-11: CONJ 0 3 0 0 3 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
82 EXEG EXCL 174/177 30/32 PolyORBLF-COL-S06J04T06-CTLFireability-04 3269120 m, 18742 m/sec, 6895812 t fired, .

Time elapsed: 219 secs. Pages in use: 30
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 82 (type EXCL) for PolyORBLF-COL-S06J04T06-CTLFireability-04 (local timeout)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S06J04T06-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S06J04T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-04: CONJ 0 3 0 0 8 1 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-09: CONJ 0 1 0 0 4 0 0 2
PolyORBLF-COL-S06J04T06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-11: CONJ 0 3 0 0 3 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 224 secs. Pages in use: 31
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 87 (type EXCL) for 57 PolyORBLF-COL-S06J04T06-CTLFireability-11
lola: time limit : 177 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 82 (type EXCL) for 12 PolyORBLF-COL-S06J04T06-CTLFireability-04
lola: time limit : 3376 sec
lola: memory limit: 5 pages
lola: FINISHED task # 87 (type EXCL) for PolyORBLF-COL-S06J04T06-CTLFireability-11
lola: result : true
lola: markings : 93478
lola: fired transitions : 141874
lola: time used : 3.000000
lola: memory pages used : 1
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S06J04T06-CTLFireability-11: CONJ false state space /EXEF
PolyORBLF-COL-S06J04T06-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S06J04T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-04: CONJ 0 3 1 0 8 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-09: CONJ 0 1 0 0 4 0 0 2
PolyORBLF-COL-S06J04T06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
82 EXEG EXCL 5/198 1/5 PolyORBLF-COL-S06J04T06-CTLFireability-04 94026 m, -635018 m/sec, 165382 t fired, .

Time elapsed: 229 secs. Pages in use: 31
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S06J04T06-CTLFireability-11: CONJ false state space /EXEF
PolyORBLF-COL-S06J04T06-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S06J04T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-04: CONJ 0 3 1 0 8 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-09: CONJ 0 1 0 0 4 0 0 2
PolyORBLF-COL-S06J04T06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
82 EXEG EXCL 10/198 2/5 PolyORBLF-COL-S06J04T06-CTLFireability-04 187431 m, 18681 m/sec, 338316 t fired, .

Time elapsed: 234 secs. Pages in use: 31
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S06J04T06-CTLFireability-11: CONJ false state space /EXEF
PolyORBLF-COL-S06J04T06-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S06J04T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-04: CONJ 0 3 1 0 8 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-09: CONJ 0 1 0 0 4 0 0 2
PolyORBLF-COL-S06J04T06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
82 EXEG EXCL 15/198 3/5 PolyORBLF-COL-S06J04T06-CTLFireability-04 281297 m, 18773 m/sec, 528789 t fired, .

Time elapsed: 239 secs. Pages in use: 31
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S06J04T06-CTLFireability-11: CONJ false state space /EXEF
PolyORBLF-COL-S06J04T06-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S06J04T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-04: CONJ 0 3 1 0 8 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-09: CONJ 0 1 0 0 4 0 0 2
PolyORBLF-COL-S06J04T06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
82 EXEG EXCL 20/198 4/5 PolyORBLF-COL-S06J04T06-CTLFireability-04 373256 m, 18391 m/sec, 717899 t fired, .

Time elapsed: 244 secs. Pages in use: 31
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S06J04T06-CTLFireability-11: CONJ false state space /EXEF
PolyORBLF-COL-S06J04T06-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S06J04T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-04: CONJ 0 3 1 0 8 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-09: CONJ 0 1 0 0 4 0 0 2
PolyORBLF-COL-S06J04T06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
82 EXEG EXCL 25/198 5/5 PolyORBLF-COL-S06J04T06-CTLFireability-04 467438 m, 18836 m/sec, 906806 t fired, .

Time elapsed: 249 secs. Pages in use: 31
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 82 (type EXCL) for PolyORBLF-COL-S06J04T06-CTLFireability-04 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S06J04T06-CTLFireability-11: CONJ false state space /EXEF
PolyORBLF-COL-S06J04T06-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S06J04T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-04: CONJ 0 3 0 0 8 0 1 0
PolyORBLF-COL-S06J04T06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-09: CONJ 0 1 0 0 4 0 0 2
PolyORBLF-COL-S06J04T06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 254 secs. Pages in use: 31
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 78 (type EXCL) for 77 PolyORBLF-COL-S06J04T06-CTLFireability-15
lola: time limit : 209 sec
lola: memory limit: 32 pages
lola: FINISHED task # 78 (type EXCL) for PolyORBLF-COL-S06J04T06-CTLFireability-15
lola: result : true
lola: markings : 162268
lola: fired transitions : 597955
lola: time used : 2.000000
lola: memory pages used : 2
lola: LAUNCH task # 72 (type EXCL) for 71 PolyORBLF-COL-S06J04T06-CTLFireability-13
lola: time limit : 222 sec
lola: memory limit: 32 pages
lola: FINISHED task # 72 (type EXCL) for PolyORBLF-COL-S06J04T06-CTLFireability-13
lola: result : true
lola: markings : 2541
lola: fired transitions : 6497
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 69 (type EXCL) for 68 PolyORBLF-COL-S06J04T06-CTLFireability-12
lola: time limit : 238 sec
lola: memory limit: 32 pages
lola: FINISHED task # 69 (type EXCL) for PolyORBLF-COL-S06J04T06-CTLFireability-12
lola: result : false
lola: markings : 70
lola: fired transitions : 245
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 55 (type EXCL) for 54 PolyORBLF-COL-S06J04T06-CTLFireability-10
lola: time limit : 257 sec
lola: memory limit: 32 pages
lola: FINISHED task # 55 (type EXCL) for PolyORBLF-COL-S06J04T06-CTLFireability-10
lola: result : false
lola: markings : 27
lola: fired transitions : 26
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 52 (type EXCL) for 47 PolyORBLF-COL-S06J04T06-CTLFireability-09
lola: time limit : 278 sec
lola: memory limit: 32 pages
lola: FINISHED task # 52 (type EXCL) for PolyORBLF-COL-S06J04T06-CTLFireability-09
lola: result : false
lola: markings : 27
lola: fired transitions : 55
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 45 (type EXCL) for 44 PolyORBLF-COL-S06J04T06-CTLFireability-08
lola: time limit : 304 sec
lola: memory limit: 32 pages
lola: FINISHED task # 45 (type EXCL) for PolyORBLF-COL-S06J04T06-CTLFireability-08
lola: result : true
lola: markings : 13903
lola: fired transitions : 160491
lola: time used : 1.000000
lola: memory pages used : 1
lola: LAUNCH task # 42 (type EXCL) for 41 PolyORBLF-COL-S06J04T06-CTLFireability-07
lola: time limit : 334 sec
lola: memory limit: 32 pages
lola: FINISHED task # 42 (type EXCL) for PolyORBLF-COL-S06J04T06-CTLFireability-07
lola: result : true
lola: markings : 539
lola: fired transitions : 788
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 39 (type EXCL) for 38 PolyORBLF-COL-S06J04T06-CTLFireability-06
lola: time limit : 371 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S06J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-08: CTL true CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-09: CONJ false CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-10: CTL false CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-11: CONJ false state space /EXEF
PolyORBLF-COL-S06J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-13: CTL true CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-14: CTL false CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S06J04T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-04: CONJ 0 3 0 0 8 0 1 0
PolyORBLF-COL-S06J04T06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-06: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 2/371 2/32 PolyORBLF-COL-S06J04T06-CTLFireability-06 143257 m, 28651 m/sec, 372957 t fired, .

Time elapsed: 259 secs. Pages in use: 31
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S06J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-08: CTL true CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-09: CONJ false CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-10: CTL false CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-11: CONJ false state space /EXEF
PolyORBLF-COL-S06J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-13: CTL true CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-14: CTL false CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S06J04T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-04: CONJ 0 3 0 0 8 0 1 0
PolyORBLF-COL-S06J04T06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-06: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 7/371 6/32 PolyORBLF-COL-S06J04T06-CTLFireability-06 566504 m, 84649 m/sec, 1490261 t fired, .

Time elapsed: 264 secs. Pages in use: 31
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S06J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-08: CTL true CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-09: CONJ false CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-10: CTL false CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-11: CONJ false state space /EXEF
PolyORBLF-COL-S06J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-13: CTL true CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-14: CTL false CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S06J04T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-04: CONJ 0 3 0 0 8 0 1 0
PolyORBLF-COL-S06J04T06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-06: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 12/371 10/32 PolyORBLF-COL-S06J04T06-CTLFireability-06 1031222 m, 92943 m/sec, 2551552 t fired, .

Time elapsed: 269 secs. Pages in use: 31
# running tasks: 1 of 4 Visible: 16
lola: FINISHED task # 39 (type EXCL) for PolyORBLF-COL-S06J04T06-CTLFireability-06
lola: result : false
lola: markings : 1133414
lola: fired transitions : 2732489
lola: time used : 13.000000
lola: memory pages used : 11
lola: LAUNCH task # 36 (type EXCL) for 35 PolyORBLF-COL-S06J04T06-CTLFireability-05
lola: time limit : 416 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S06J04T06-CTLFireability-06: CTL false CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-08: CTL true CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-09: CONJ false CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-10: CTL false CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-11: CONJ false state space /EXEF
PolyORBLF-COL-S06J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-13: CTL true CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-14: CTL false CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S06J04T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-04: CONJ 0 3 0 0 8 0 1 0
PolyORBLF-COL-S06J04T06-CTLFireability-05: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
36 CTL EXCL 4/416 5/32 PolyORBLF-COL-S06J04T06-CTLFireability-05 475420 m, 95084 m/sec, 874097 t fired, .

Time elapsed: 274 secs. Pages in use: 31
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S06J04T06-CTLFireability-06: CTL false CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-08: CTL true CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-09: CONJ false CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-10: CTL false CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-11: CONJ false state space /EXEF
PolyORBLF-COL-S06J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-13: CTL true CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-14: CTL false CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S06J04T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-04: CONJ 0 3 0 0 8 0 1 0
PolyORBLF-COL-S06J04T06-CTLFireability-05: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
36 CTL EXCL 9/416 11/32 PolyORBLF-COL-S06J04T06-CTLFireability-05 1055958 m, 116107 m/sec, 2020591 t fired, .

Time elapsed: 279 secs. Pages in use: 31
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S06J04T06-CTLFireability-06: CTL false CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-08: CTL true CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-09: CONJ false CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-10: CTL false CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-11: CONJ false state space /EXEF
PolyORBLF-COL-S06J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-13: CTL true CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-14: CTL false CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S06J04T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-04: CONJ 0 3 0 0 8 0 1 0
PolyORBLF-COL-S06J04T06-CTLFireability-05: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
36 CTL EXCL 14/416 16/32 PolyORBLF-COL-S06J04T06-CTLFireability-05 1566367 m, 102081 m/sec, 3288413 t fired, .

Time elapsed: 284 secs. Pages in use: 31
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S06J04T06-CTLFireability-06: CTL false CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-08: CTL true CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-09: CONJ false CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-10: CTL false CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-11: CONJ false state space /EXEF
PolyORBLF-COL-S06J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-13: CTL true CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-14: CTL false CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S06J04T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-04: CONJ 0 3 0 0 8 0 1 0
PolyORBLF-COL-S06J04T06-CTLFireability-05: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
36 CTL EXCL 19/416 21/32 PolyORBLF-COL-S06J04T06-CTLFireability-05 2059211 m, 98568 m/sec, 4515100 t fired, .

Time elapsed: 289 secs. Pages in use: 31
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S06J04T06-CTLFireability-06: CTL false CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-08: CTL true CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-09: CONJ false CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-10: CTL false CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-11: CONJ false state space /EXEF
PolyORBLF-COL-S06J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-13: CTL true CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-14: CTL false CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S06J04T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-04: CONJ 0 3 0 0 8 0 1 0
PolyORBLF-COL-S06J04T06-CTLFireability-05: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
36 CTL EXCL 24/416 26/32 PolyORBLF-COL-S06J04T06-CTLFireability-05 2551604 m, 98478 m/sec, 5741772 t fired, .

Time elapsed: 294 secs. Pages in use: 31
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S06J04T06-CTLFireability-06: CTL false CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-08: CTL true CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-09: CONJ false CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-10: CTL false CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-11: CONJ false state space /EXEF
PolyORBLF-COL-S06J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-13: CTL true CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-14: CTL false CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S06J04T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-04: CONJ 0 3 0 0 8 0 1 0
PolyORBLF-COL-S06J04T06-CTLFireability-05: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
36 CTL EXCL 29/416 30/32 PolyORBLF-COL-S06J04T06-CTLFireability-05 3031337 m, 95946 m/sec, 6984228 t fired, .

Time elapsed: 299 secs. Pages in use: 31
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 36 (type EXCL) for PolyORBLF-COL-S06J04T06-CTLFireability-05 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S06J04T06-CTLFireability-06: CTL false CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-08: CTL true CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-09: CONJ false CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-10: CTL false CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-11: CONJ false state space /EXEF
PolyORBLF-COL-S06J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-13: CTL true CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-14: CTL false CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S06J04T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-04: CONJ 0 3 0 0 8 0 1 0
PolyORBLF-COL-S06J04T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 304 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 33 (type EXCL) for 12 PolyORBLF-COL-S06J04T06-CTLFireability-04
lola: time limit : 470 sec
lola: memory limit: 32 pages
lola: FINISHED task # 33 (type EXCL) for PolyORBLF-COL-S06J04T06-CTLFireability-04
lola: result : true
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 31 (type EXCL) for 12 PolyORBLF-COL-S06J04T06-CTLFireability-04
lola: time limit : 549 sec
lola: memory limit: 32 pages
lola: FINISHED task # 31 (type EXCL) for PolyORBLF-COL-S06J04T06-CTLFireability-04
lola: result : true
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 27 (type EXCL) for 12 PolyORBLF-COL-S06J04T06-CTLFireability-04
lola: time limit : 659 sec
lola: memory limit: 32 pages
lola: FINISHED task # 27 (type EXCL) for PolyORBLF-COL-S06J04T06-CTLFireability-04
lola: result : true
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 10 (type EXCL) for 9 PolyORBLF-COL-S06J04T06-CTLFireability-03
lola: time limit : 824 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S06J04T06-CTLFireability-06: CTL false CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-08: CTL true CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-09: CONJ false CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-10: CTL false CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-11: CONJ false state space /EXEF
PolyORBLF-COL-S06J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-13: CTL true CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-14: CTL false CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S06J04T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-04: CONJ 0 0 0 0 11 0 1 0
PolyORBLF-COL-S06J04T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 5/824 4/32 PolyORBLF-COL-S06J04T06-CTLFireability-03 407010 m, 81402 m/sec, 1317379 t fired, .

Time elapsed: 309 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S06J04T06-CTLFireability-06: CTL false CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-08: CTL true CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-09: CONJ false CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-10: CTL false CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-11: CONJ false state space /EXEF
PolyORBLF-COL-S06J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-13: CTL true CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-14: CTL false CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S06J04T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-04: CONJ 0 0 0 0 11 0 1 0
PolyORBLF-COL-S06J04T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 10/824 8/32 PolyORBLF-COL-S06J04T06-CTLFireability-03 825032 m, 83604 m/sec, 2642841 t fired, .

Time elapsed: 314 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S06J04T06-CTLFireability-06: CTL false CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-08: CTL true CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-09: CONJ false CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-10: CTL false CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-11: CONJ false state space /EXEF
PolyORBLF-COL-S06J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-13: CTL true CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-14: CTL false CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S06J04T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-04: CONJ 0 0 0 0 11 0 1 0
PolyORBLF-COL-S06J04T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 15/824 12/32 PolyORBLF-COL-S06J04T06-CTLFireability-03 1246315 m, 84256 m/sec, 3960818 t fired, .

Time elapsed: 319 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S06J04T06-CTLFireability-06: CTL false CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-08: CTL true CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-09: CONJ false CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-10: CTL false CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-11: CONJ false state space /EXEF
PolyORBLF-COL-S06J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-13: CTL true CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-14: CTL false CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S06J04T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-04: CONJ 0 0 0 0 11 0 1 0
PolyORBLF-COL-S06J04T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 20/824 16/32 PolyORBLF-COL-S06J04T06-CTLFireability-03 1666266 m, 83990 m/sec, 5274627 t fired, .

Time elapsed: 324 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S06J04T06-CTLFireability-06: CTL false CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-08: CTL true CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-09: CONJ false CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-10: CTL false CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-11: CONJ false state space /EXEF
PolyORBLF-COL-S06J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-13: CTL true CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-14: CTL false CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S06J04T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-04: CONJ 0 0 0 0 11 0 1 0
PolyORBLF-COL-S06J04T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 25/824 19/32 PolyORBLF-COL-S06J04T06-CTLFireability-03 2083198 m, 83386 m/sec, 6580005 t fired, .

Time elapsed: 329 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S06J04T06-CTLFireability-06: CTL false CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-08: CTL true CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-09: CONJ false CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-10: CTL false CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-11: CONJ false state space /EXEF
PolyORBLF-COL-S06J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-13: CTL true CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-14: CTL false CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S06J04T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-04: CONJ 0 0 0 0 11 0 1 0
PolyORBLF-COL-S06J04T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 30/824 23/32 PolyORBLF-COL-S06J04T06-CTLFireability-03 2494294 m, 82219 m/sec, 7881572 t fired, .

Time elapsed: 334 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S06J04T06-CTLFireability-06: CTL false CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-08: CTL true CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-09: CONJ false CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-10: CTL false CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-11: CONJ false state space /EXEF
PolyORBLF-COL-S06J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-13: CTL true CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-14: CTL false CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S06J04T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-04: CONJ 0 0 0 0 11 0 1 0
PolyORBLF-COL-S06J04T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 35/824 27/32 PolyORBLF-COL-S06J04T06-CTLFireability-03 2909564 m, 83054 m/sec, 9179097 t fired, .

Time elapsed: 339 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S06J04T06-CTLFireability-06: CTL false CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-08: CTL true CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-09: CONJ false CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-10: CTL false CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-11: CONJ false state space /EXEF
PolyORBLF-COL-S06J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-13: CTL true CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-14: CTL false CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S06J04T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-04: CONJ 0 0 0 0 11 0 1 0
PolyORBLF-COL-S06J04T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 40/824 30/32 PolyORBLF-COL-S06J04T06-CTLFireability-03 3322854 m, 82658 m/sec, 10483824 t fired, .

Time elapsed: 344 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 10 (type EXCL) for PolyORBLF-COL-S06J04T06-CTLFireability-03 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S06J04T06-CTLFireability-06: CTL false CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-08: CTL true CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-09: CONJ false CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-10: CTL false CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-11: CONJ false state space /EXEF
PolyORBLF-COL-S06J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-13: CTL true CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-14: CTL false CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PolyORBLF-COL-S06J04T06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PolyORBLF-COL-S06J04T06-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PolyORBLF-COL-S06J04T06-CTLFireability-04: CONJ 0 0 0 0 11 0 1 0
PolyORBLF-COL-S06J04T06-CTLFireability-05: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 349 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 4 (type EXCL) for 3 PolyORBLF-COL-S06J04T06-CTLFireability-01
lola: time limit : 1083 sec
lola: memory limit: 32 pages
lola: FINISHED task # 4 (type EXCL) for PolyORBLF-COL-S06J04T06-CTLFireability-01
lola: result : false
lola: markings : 28
lola: fired transitions : 54
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 1 (type EXCL) for 0 PolyORBLF-COL-S06J04T06-CTLFireability-00
lola: time limit : 1625 sec
lola: memory limit: 32 pages
lola: FINISHED task # 1 (type EXCL) for PolyORBLF-COL-S06J04T06-CTLFireability-00
lola: result : false
lola: markings : 162
lola: fired transitions : 251
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 7 (type EXCL) for 6 PolyORBLF-COL-S06J04T06-CTLFireability-02
lola: time limit : 3251 sec
lola: memory limit: 32 pages
lola: FINISHED task # 7 (type EXCL) for PolyORBLF-COL-S06J04T06-CTLFireability-02
lola: result : true
lola: markings : 4281
lola: fired transitions : 14342
lola: time used : 0.000000
lola: memory pages used : 1
lola: Portfolio finished: no open tasks 16

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PolyORBLF-COL-S06J04T06-CTLFireability-00: CTL false CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-01: CTL false CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-02: CTL true CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-03: CTL unknown AGGR
PolyORBLF-COL-S06J04T06-CTLFireability-04: CONJ unknown CONJ
PolyORBLF-COL-S06J04T06-CTLFireability-05: CTL unknown AGGR
PolyORBLF-COL-S06J04T06-CTLFireability-06: CTL false CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-07: CTL true CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-08: CTL true CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-09: CONJ false CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-10: CTL false CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-11: CONJ false state space /EXEF
PolyORBLF-COL-S06J04T06-CTLFireability-12: CTL false CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-13: CTL true CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-14: CTL false CTL model checker
PolyORBLF-COL-S06J04T06-CTLFireability-15: CTL true CTL model checker


Time elapsed: 349 secs. Pages in use: 32

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="PolyORBLF-COL-S06J04T06"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is PolyORBLF-COL-S06J04T06, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r295-tall-167873947900450"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/PolyORBLF-COL-S06J04T06.tgz
mv PolyORBLF-COL-S06J04T06 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;